



CYPRESS  
SEMICONDUCTOR

ADVANCED INFORMATION

**CY7B198**

**CY7B199**

32,768 x 8 Static R/W RAM

## Features

- High speed
  - $t_{AA} = 12$  ns
- BiCMOS for optimum speed/power
- Low active power
  - 853 mW
- Low standby power
  - 275 mW
- Automatic power-down when deselected
- TTL-compatible inputs and outputs

## Functional Description

The CY7B198 and CY7B199 are high-performance BiCMOS static RAMs organized as 32,768 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{CE}$ ), an active LOW output enable ( $\overline{OE}$ ), and three-state drivers. Both devices have an automatic power-down feature, reducing the power consumption by more than 60% when deselected.


An active LOW write enable signal ( $\overline{WE}$ ) controls the writing operation of the memory. When  $\overline{CE}$  and  $\overline{WE}$  inputs are both LOW, data on the eight data input/output pins ( $I/O_0$  through  $I/O_7$ ) is written into the memory location specified on the address pins ( $A_0$  through  $A_{14}$ ).

Reading the device is accomplished by taking chip enable ( $\overline{CE}$ ) and output enable ( $\overline{OE}$ ) LOW, while  $\overline{WE}$  remains inactive or HIGH. Under these conditions, the contents of the location specified on the address pins is present on the eight data input/output pins.

The eight input/output pins ( $I/O_0$  through  $I/O_7$ ) are placed in a high-impedance state when the device is deselected ( $\overline{CE}$  HIGH). The outputs are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $\overline{CE}$  and  $\overline{WE}$  LOW).


The CY7B198 is available in a leadless chip carrier. The CY7B199 is available in space-saving 300-mil-wide DIPs, and SOJs.

## Logic Block Diagram




## Pin Configurations

DIP/SOJ  
Top View



LCC  
Top View



## Selection Guide

	7B198-12 7B199-12	7B198-15 7B199-15	7B198-20 7B199-20
Maximum Access Time (ns)	12	15	20
Maximum Operating Current (mA)	Commercial Military	155 170	155 170
Maximum Standby Current (mA)	Commercial Military	50 60	50 60

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... - 65°C to + 150°C

Static Discharge Voltage ..... > 2001V  
(per MIL-STD-883, Method 3015)

Ambient Temperature with

Latch-Up Current ..... > 200 mA

Power Applied ..... - 55°C to + 125°C

Supply Voltage on V<sub>CC</sub> Relative to GND<sup>[1]</sup> . - 0.5V to + 7.0V

DC Voltage Applied to Outputs

in High Z State<sup>[1]</sup> ..... - 0.5V to + 7.0V

DC Input Voltage ..... - 0.5V to + 7.0V

Current into Outputs (LOW) ..... 20 mA

**Operating Range**

Range	Ambient Temperature <sup>[2]</sup>	V <sub>CC</sub>
Commercial	0°C to + 70°C	5V ± 10%
Military	- 55°C to + 125°C	5V ± 10%

**Electrical Characteristics<sup>[3]</sup> Over the Operating Range**


Parameters	Description	Test Conditions	7B198-12		7B198-15, 20		Units
			Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = - 4.0 mA	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10	+ 10	-10	+ 10	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub> , Output Disabled	-10	+ 10	-10	+ 10	μA
I <sub>OS</sub>	Output Short Circuit Current <sup>[4]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		-300		-300	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>RC</sub>	Com'l	155		155	mA
			Mil			170	
I <sub>SB1</sub>	Automatic CE Power-Down Current - TTL Inputs	Max. V <sub>CC</sub> , CE ≥ V <sub>IH</sub> , V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = f <sub>MAX</sub>	Com'l	50		50	mA
			Mil			60	
I <sub>SB2</sub>	Automatic CE Power-Down Current - CMOS Inputs	Max. V <sub>CC</sub> , CE ≥ V <sub>CC</sub> - 0.3V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V or V <sub>IN</sub> ≤ 0.3V, f = 0	Com'l	30		30	mA
			Mil			40	

**Capacitance<sup>[5]</sup>**

Parameters	Description	Test Conditions	Max.	Units
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	10	pF
C <sub>OUT</sub>	Output Capacitance		10	pF

**Notes:**

1. V<sub>IL(min)</sub> = - 2.0V for pulse durations of less than 20 ns.
2. T<sub>A</sub> is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
5. Tested initially and after any design or process changes that may affect these parameters.

**AC Test Loads and Waveforms**


Equivalent to: THÉVENIN EQUIVALENT

$$167\Omega \quad \text{OUTPUT} \rightarrow 1.73V$$

B198-4


B198-5

**Switching Characteristics<sup>[3,6]</sup> Over the Operating Range**

Parameters	Description	7B198-12 7B199-12		7B198-15 7B199-15		7B198-20 7B198-20		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>								
$t_{RC}$	Read Cycle Time	12		15		20		ns
$t_{AA}$	Address to Data Valid		12		15		20	ns
$t_{OHA}$	Data Hold from Address Change	3		3		3		ns
$t_{ACE}$	$\overline{CE}$ LOW to Data Valid		12		15		20	ns
$t_{DOE}$	$\overline{OE}$ LOW to Data Valid		7		10		12	ns
$t_{LZOE}$	$\overline{OE}$ LOW to Low Z <sup>[8]</sup>	2		2		2		ns
$t_{HZOE}$	$\overline{OE}$ HIGH to High Z <sup>[7,8]</sup>		7		8		10	ns
$t_{LZCE}$	$\overline{CE}$ LOW to Low Z <sup>[8]</sup>	3		3		3		ns
$t_{HZCE}$	$\overline{CE}$ HIGH to High Z <sup>[7,8]</sup>		7		8		10	ns
$t_{PU}$	$\overline{CE}$ LOW to Power-Up		0		0		0	ns
$t_{PD}$	$\overline{CE}$ HIGH to Power-Down		12		15		20	ns
<b>WRITE CYCLE<sup>[9,10]</sup></b>								
$t_{WC}$	Write Cycle Time	12		15		20		ns
$t_{SCB}$	$\overline{CE}$ LOW to Write End	9		10		15		ns
$t_{AW}$	Address Set-Up to Write End	9		10		15		ns
$t_{HIA}$	Address Hold from Write End	0		0		0		ns
$t_{SA}$	Address Set-Up to Write Start	0		0		0		ns
$t_{PWE}$	$\overline{WE}$ Pulse Width	9		10		15		ns
$t_{SD}$	Data Set-Up to Write End	7		8		10		ns
$t_{HD}$	Data Hold from Write End	0		0		0		ns
$t_{LZWE}$	$\overline{WE}$ HIGH to Low Z <sup>[7]</sup>	2		2		2		ns
$t_{HZWE}$	$\overline{WE}$ LOW to High Z <sup>[7,8]</sup>		7		7		10	ns


**Notes:**

6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 20-pF load capacitance.
7.  $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured  $\pm 500\text{ mV}$  from steady state voltage.
8. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
9. The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal will terminate a write by going HIGH. The input data set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
10. The minimum write cycle time for Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .


**Switching Waveforms**
**Read Cycle No. 1<sup>[11,12]</sup>**


2

B198-6

**Read Cycle No. 2<sup>[12,13]</sup>**


B198-7

**Write Cycle No. 1 ( $\overline{CE}$  Controlled)<sup>[14, 15]</sup>**



B198-8

**Notes:**

- 11. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
- 12.  $\overline{WE}$  is HIGH for read cycle.
- 13. Address valid prior to or coincident with  $\overline{CE}$  transition low.
- 14. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .
- 15. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.


### Switching Waveforms

**Write Cycle No. 2 ( $\overline{WE}$  Controlled,  $\overline{OE}$  HIGH During Write)<sup>[14,15]</sup>**



B198-9

**Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)<sup>[10,15]</sup>**



B198-10

### Truth Table

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	$I/O_0 - I/O_7$	Mode	Power
H	X	X	High Z	Power-Down	Standby ( $I_{SB}$ )
L	H	L	Data Out	Read	Active ( $I_{CC}$ )
L	L	X	Data In	Write	Active ( $I_{CC}$ )
L	H	H	High Z	Selected, Output Disabled	Active ( $I_{CC}$ )

**Ordering Information**

Speed (ns)	Ordering Code	Package Type	Operating Range
12	CY7B198-12LC	L55	Commercial
15	CY7B198-15LC	L55	Commercial
	CY7B198-15LMB	L55	Military
20	CY7B198-20LC	L55	Commercial
	CY7B198-20LMB	L55	Military

Speed (ns)	Ordering Code	Package Type	Operating Range
12	CY7B199-12PC	P21	Commercial
	CY7B199-12DC	D22	
	CY7B199-12VC	V21	
15	CY7B199-15PC	P21	Commercial
	CY7B199-15DC	D22	
	CY7B199-15VC	V21	
	CY7B199-15DMB	D22	Military
20	CY7B199-20PC	P21	Commercial
	CY7B199-20DC	D22	
	CY7B199-20VC	V21	
	CY7B199-20DMB	D22	Military

**MILITARY SPECIFICATIONS  
Group A Subgroup Testing**
**DC Characteristics**

Parameters	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub> Max.	1, 2, 3
I <sub>IX</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>SB1</sub>	1, 2, 3
I <sub>SB2</sub>	1, 2, 3

**Switching Characteristics**

Parameters	Subgroups
<b>READ CYCLE</b>	
t <sub>RC</sub>	7, 8, 9, 10, 11
t <sub>AA</sub>	7, 8, 9, 10, 11
t <sub>OHA</sub>	7, 8, 9, 10, 11
t <sub>ACE</sub>	7, 8, 9, 10, 11
t <sub>DOE</sub>	7, 8, 9, 10, 11
<b>WRITE CYCLE</b>	
t <sub>WC</sub>	7, 8, 9, 10, 11
t <sub>SCE</sub>	7, 8, 9, 10, 11
t <sub>AW</sub>	7, 8, 9, 10, 11
t <sub>HA</sub>	7, 8, 9, 10, 11
t <sub>SA</sub>	7, 8, 9, 10, 11
t <sub>PWE</sub>	7, 8, 9, 10, 11
t <sub>SD</sub>	7, 8, 9, 10, 11
t <sub>HD</sub>	7, 8, 9, 10, 11

Document #: 38-00160