SRAM

512K x 8 SRAM

3.3V OPERATION WITH OUTPUT ENABLE, REVOLUTIONARY PINOUT

FEATURES

- All I/O pins are 5V tolerant
- High speed: 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Multiple center power and ground pins for improved noise immunity
- Single +3.3V ±0.3V power supply
- Easy memory expansion with \overline{CE} and \overline{OE} options
- All inputs and outputs are TTL-compatible
- Fast OE access time: 6, 8, 10, 12 and 15ns
- Complies to JEDEC low-voltage TTL standards

OPTIONS MARKING Timing

12ns access	-12
15ns access	-15
20ns access	-20
25ns access	-25
35ns access	-35
Packages	
Plastic SOJ (400 mil)	DJ
Plastic TSOP (400 mil)	TĠ

•	2V data retention	L
•	Low power	P

Temperature Commercial (0°C to +70°C) None Industrial (-40°C to +85°C) IT Automotive (-40°C to +125°C) ΑT

(-55°C to +125°C) Part number example: MT5LC512K8D4DJ-20 P

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

XT

GENERAL DESCRIPTION

Extended

The MT5LC512K8D4 is organized as a 524,288 x 8 SRAM using a four-transistor memory cell with a highspeed, low-power CMOS process. Micron 4 Meg SRAMs are fabricated using double-layer metal, triple-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) and output enable (OE) capability. These enhancements can place the outputs in High-Z for additional flexibility in system design.

PIN ASSIGNMENT (Top View)

36-Pin (SD		36-Pin TSOP (SE-2)				
A0 [1	36 1 NC 35 1 A18 34 1 A17 33 1 A16 32 1 A16 31 1 ○ĒĒ 30 1 DQ8	A0 [1 A1 [2 A2 [3 A3 [4 A4 [5 5 GE [] 6 DO] [7	36] NC 35] A18 34] A17 33] A16 32] A15 31] ÕĒ 30] DQB			
DQ2 [8 Vcc [9 Vcc [19 Vcc] 10 DQ3 [11 DQ4 [12 WE [13 A5 [] 14 A6 [] 15 A7 [16]	29 DQ7 28 Vss 27 DVcc 26 DQ6 25 DQ5 24 DA14 23 DA13 22 DA12 21 DA11	DQ2 C 8 Vcc C 9 Vss C 10 DQ3 C 11 DQ4 C 12 WE C 13 A5 C 14 A6 C 15 A7 C 16	29			
AB [17 A9 [18	20 1 A10 19 1 NC	A8 [17 A9 [18	20] A10 19] NC			

Writing to these devices is accomplished when write enable (WE) and CE inputs are both LOW. Reading is accomplished when WE remains HIGH and CE goes LOW. The device offers a reduced power standby mode when disabled. This allows system designers to meet low standby power requirements.

The "P" version also provides a 90 percent reduction in TTL standby current (ISB1) through the use of gated inputs. which also facilitate the design of battery-backed systems. That is, the gated inputs simplify the design effort and circuitry required to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.


All devices operate from a single +3.3V power supply and all inputs and outputs are fully TTL-compatible and 5V tolerant. These low-voltage parts are ideal for mixed 3.3V and 5V systems.

ADVANCE



MT5LC512K8D4 REVOLUTIONARY PINOUT 512K x 8 SRAM

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

INOTH TABLE									
MODE	ŌĒ	CE	WE	DQ	POWER				
STANDBY	Х	Н	Х	HIGH-Z	STANDBY				
READ	L	L	Н	Q	ACTIVE				
NOT SELECTED	Н	L	Н	HIGH-Z	ACTIVE				
WRITE	Х	L	L	D	ACTIVE				

THERMAL IMPEDENCE (EST)16

PACKAGE	NUMBER OF PINS	POWER DISSIPATION (watts)	^θ JC [*] (°C/W)	θ _{JA} * (°C/W)
SOJ	36	1.0	15	55
TSOP	36	1.0	5	65

^{*}The thermal impedence numbers assume the device is socketted on a PC board and air flow is zero.

ADVANCE



MT5LC512K8D4 **REVOLUTIONARY PINOUT 512K x 8 SRAM**

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss-0.5V to +4.6V VIN-0.5 to +6.0V Storage Temperature (plastic)-55°C to +150°C Short Circuit Output Current50mA Junction Temperature**+150°C

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See technical note TN-05-14 for more information.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 3.3V \pm 0.3V)$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Vih	2.2	5.5	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILı	-1	1	μА	
Output Leakage Current	Output(s) disabled 0V ≤ Vo∪τ ≤ Vcc	ILo	-1	1	μА	
Output High Voltage	loн = -4.0mA	Vон	2.4		V	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	1
Supply Voltage		Vcc	3.0	3.6	V	1

					MAX					
DESCRIPTION	CONDITIONS	SYMBOL	VER	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX outputs open f = MAX = 1/¹RC	lcc		185	165	160	155	145	mA	3
Power Supply	Current: Standby Current: Standby Current: Standby CE ≥ Viii; Vcc = MAX outputs open f = MAX = 1/RC	la	STD	35	30	25	25	20	mA	
Ourient. Standby		ISB1	Р	1.0	1.0	1.0	1.0	1.0	mA	
	CE ≥ Vcc - 0.2V; Vcc = MAX	IsB2	STD	1.0	1.0	1.0	1.0	1.0	mA	
$V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le V_{SS} + 0.2V$; f = 0		Р	1.0	1.0	1.0	1.0	1.0	mA		

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1 MHz	Cı	5	pF	4
Output Capacitance	Vcc = 3.3V	Co	7	pF	4

MT5LC512K8D4 **REVOLUTIONARY PINOUT 512K x 8 SRAM**

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes 5, 13) $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 3.3V \pm 0.3V)$

		-1	2		15	-7	20	-2	25		35	i	
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle	<u></u>												
READ cycle time	¹RC	12		15		20		25		35		ns	
Address access time	tAA .		12		15		20		25		35	ns	<u> </u>
Chip Enable access time	^t ACE		12		15		20		25		35	ns	ļ
Output hold from address change	†OH	3		3		3		3		3		ns	
Chip Enable to output in Low-Z	†LZCE	3		3		5		5		5		ns	7
Chip disable to output in High-Z	THZCE		6		7		8		10		15	ns	6, 7
Chip Enable to power-up time	^t PU	0		0		0		0		0		ns	ļ
Chip disable to power-down time	†PD		12		15		20		25		35	ns	
Output Enable access time	^t AOE		6		8		10		12	ļ	15	ns	
Output Enable to output in Low-Z	^t LZOE	0		0		0		0		0		ns	
Output disable to output in High-Z	tHZOE		5		6		7		10	L .	12	ns	6
WRITE Cycle												,	
WRITE cycle time	¹WC	12		15		20		25		35		ns	
Chip Enable to end of write	tCM	8		10		12		15		20	L	ns	<u> </u>
Address valid to end of write	^t AW	8		10		12		15		20		ns	<u></u>
Address setup time	¹AS	0		0		0	L	0		0		ns	
Address hold from end of write	†AH	0		0		0		0		0		ns	<u> </u>
WRITE pulse width	^t WP1	8		9		12	L	15		20	<u> </u>	ns	ļ
WRITE pulse width	tWP2	9		11		14	l	17	<u> </u>	22		ns	<u> </u>
Data setup time	†DS	6		7		8		10	L	15		пѕ	↓
Data hold time	†DH	0		0		0		0		0		ns	
Write disable to output in Low-Z	^t LZWE	3		3		5		5	l	5	<u> </u>	ns	7
Write Enable to output in High-Z	†HZWE		5		6		8		10		15	ns	6, 7

3.3 VOLT SRAM

3.3 VOLT SRAM

MT5LC512K8D4 **REVOLUTIONARY PINOUT 512K x 8 SRAM**

AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output loadSee	Figures 1 and 2





Fig. 1 OUTPUT LOAD **EQUIVALENT**

Fig. 2 OUTPUT LOAD **EQUIVALENT**

NOTES

- 1. All voltages referenced to Vss (GND).
- 2. Overshoot: $V_{IH} \le +6.0V$ for $t \le {}^{t}RC/2$ Undershoot: $Vill \ge -2.0V$ for $t \le {}^{t}RC/2$ Power-up: Vih $\leq +6.0$ V and Vcc ≤ 3.1 V for $t \le 200$ msec.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- 6. tHZCE, tHZOE and tHZWE are specified with CL = 5pF as in Fig. 2. Transition is measured $\pm 200mV$ from steady state voltage.
- 7. At any given temperature and voltage condition, tHZCE is less than tLZCE and tHZWE is less than tLZWE.
- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables and output enables are held in their active state.

- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable and write enable can initiate and terminate a WRITE cycle.
- 13. Contact Micron for IT/AT/XT timing and current specifications; they may differ from the commercial temperature range specifications shown in this data sheet.
- 14. Output enable (OE) is inactive (HIGH).
- 15. Output enable (OE) is active (LOW).
- 16. Micron does not warrant functionality nor reliability of any product in which the junction temperature exceeds 150°C. Care should be taken to limit power to acceptable levels.


DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Vcc for Retention Data		VDR	2		V	
Data Retention Current L version	CE ≥ (Vcc -0.2V) Vin ≥ (Vcc -0.2V) or ≤ 0.2V Vcc = 2V	ICCDR		700	μА	
Data Retention Current LP version	CE ≥ (Vcc -0.2V) Vcc = 2V	ICCDR		700	μА	
Chip Deselect to Data Retention Time		†CDR	0		ns	4
Operation Recovery Time		^t R	tRC **		ns	4, 11


3.3 VOLT SRAM

MT5LC512K8D4 **REVOLUTIONARY PINOUT 512K x 8 SRAM**


LOW Vcc DATA RETENTION WAVEFORM



READ CYCLE NO. 18,9




READ CYCLE NO. 27,8,10




MT5LC512K8D4 **REVOLUTIONARY PINOUT 512K x 8 SRAM**

WRITE CYCLE NO. 1 12 (Chip Enable Controlled)



WRITE CYCLE NO. 2 12, 14 (Write Enable Controlled)




DON'T CARE

UNDEFINED

3.3 VOLT SRAM

3.3 VOLT SRAM

WRITE CYCLE NO. 37, 12, 15 (Write Enable Controlled)



DON'T CARE

W UNDEFINED

MT5LC512K8D4 REV. 12/93

Micron Semiconductor, Inc., reserves the right to change products or specifications without notice.

©1993, Micron Semiconductor, Inc.