

SN74CBT3251 1-OF-8 FET MULTIPLEXER/DEMULTIPLEXER

SCDS019G – MAY 1995 – REVISED MAY 1998

- Functionally Equivalent to QS3251
- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB, DBQ), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages


description

The SN74CBT3251 is a 1-of-8 high-speed TTL-compatible FET multiplexer/demultiplexer. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

When output enable (\overline{OE}) is low, the SN74CBT3251 is enabled. S0, S1, and S2 select one of the B outputs for the A-input data.

The SN74CBT3251 is characterized for operation from -40°C to 85°C .

D, DB, DBQ, DGV, OR PW PACKAGE
(TOP VIEW)



NC – No internal connection


FUNCTION TABLE
(each multiplexer/demultiplexer)

| INPUTS | | | | FUNCTION |
|-----------------|----|----|----|------------------|
| \overline{OE} | S2 | S1 | S0 | |
| L | L | L | L | A port = B1 port |
| L | L | L | H | A port = B2 port |
| L | L | H | L | A port = B3 port |
| L | L | H | H | A port = B4 port |
| L | H | L | L | A port = B5 port |
| L | H | L | H | A port = B6 port |
| L | H | H | L | A port = B7 port |
| L | H | H | H | A port = B8 port |
| H | X | X | X | Disconnect |

SN74CBT3251 1-OF-8 FET MULTIPLEXER/DEMULTIPLEXER

SCDS019G – MAY 1995 – REVISED MAY 1998

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| | |
|--|----------------|
| Supply voltage range, V_{CC} | -0.5 V to 7 V |
| Input voltage range, V_I (see Note 1) | -0.5 V to 7 V |
| Continuous channel current | 128 mA |
| Input clamp current, I_K ($V_{I/O} < 0$) | -50 mA |
| Package thermal impedance, θ_{JA} (see Note 2): | |
| D package | 113°C/W |
| DB package | 131°C/W |
| DBQ package | 139°C/W |
| DGV package | 180°C/W |
| PW package | 149°C/W |
| Storage temperature range, T_{stg} | -65°C to 150°C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

| | MIN | MAX | UNIT |
|--|-----|-----|------|
| V _{CC} Supply voltage | 4 | 5.5 | V |
| V _{IH} High-level control input voltage | 2 | | V |
| V _{IL} Low-level control input voltage | | 0.8 | V |
| T _A Operating free-air temperature | -40 | 85 | °C |

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | MIN | TYP† | MAX | UNIT |
|-------------------------|--|---|---|-----|------|------|------|
| V _{IK} | | V _{CC} = 4.5 V, | I _I = -18 mA | | | -1.2 | V |
| I _I | | V _{CC} = 5.5 V, | V _I = 5.5 V or GND | | | ±1 | μA |
| I _{CC} | | V _{CC} = 5.5 V, | I _O = 0, V _I = V _{CC} or GND | | | 3 | μA |
| ΔI _{CC} ‡ | Control inputs | V _{CC} = 5.5 V, | One input at 3.4 V, Other inputs at V _{CC} or GND | | | 2.5 | mA |
| C _i | Control inputs | V _I = 3 V or 0 | | | | 3.5 | pF |
| C _{io} (OFF) | A port | V _O = 3 V or 0, $\overline{OE} = V_{CC}$ | | | | 17.5 | pF |
| | B port | | | | | 4 | |
| r _{on} § | V _{CC} = 4 V, TYP at V _{CC} = 4 V | V _I = 2.4 V, | I _I = 15 mA | | | 14 | Ω |
| | | | I _I = 64 mA | | | 5 | |
| | V _{CC} = 4.5 V | V _I = 0 | I _I = 30 mA | | | 5 | |
| | | | I _I = 15 mA | | | 10 | |
| V _{CC} = 4.5 V | V _I = 2.4 V, | I _I = 15 mA | | | 10 | 15 | |

† All typical values are at V_{CC} = 5 V (unless otherwise noted), T_A = 25°C.

‡ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

§ Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)


| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 4 V | | V _{CC} = 5 V ± 0.5 V | | UNIT |
|-------------------|-----------------|-------------|-----------------------|-----|-------------------------------|-----|------|
| | | | MIN | MAX | MIN | MAX | |
| t _{pd} ¶ | A or B | B or A | 0.35 | | 0.25 | | ns |
| t _{pd} | S | A | 6 | | 2 5.5 | | ns |
| t _{en} | S | B | 6.4 | | 1.5 5.6 | | ns |
| | \overline{OE} | A or B | 6.4 | | 1.6 5.8 | | |
| t _{dis} | S | B | 6.8 | | 1.9 6.4 | | ns |
| | \overline{OE} | A or B | 6 | | 2.3 6.2 | | |

¶ The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



SN74CBT3251 1-OF-8 FET MULTIPLEXER/DEMULTIPLEXER

SCDS019G – MAY 1995 – REVISED MAY 1998

PARAMETER MEASUREMENT INFORMATION



| TEST | S1 |
|-------------------|------|
| t_{pd} | Open |
| t_{PLZ}/t_{PZL} | 7 V |
| t_{PHZ}/t_{PZH} | Open |



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms