



MD548C137, MD548C138, MD548C139
MD548C237, MD548C238, MD548C239
MD748C137, MD748C138, MD748C139
MD748C237, MD748C238, MD748C239

OCT '82

Features

- Equivalent to 54/74LS' series
- Low power ISO-CMOS technology
- Short propagation delay
- Improved noise margins
- High current, sink/source capability

Ordering Information	
MD54SCXXXAC	16 Pin, Cerdip
MD74SCXXXAC	16 Pin, Cerdip
MD74SCXXXAE	16 Pin, Plastic DIP

Description

This family of ISO-CMOS, MSI circuits is designed for use in high speed memory and peripheral, address decoding systems. MD54/74SC138 and MD54/74SC238, decode 3 binary inputs (A_0, A_1, A_2) to select one of eight mutually exclusive outputs ($O_0 - O_7$). Three enable inputs, two active LOW (\bar{E}_1, \bar{E}_2) and one active HIGH (E_3), reduce the need for external gates in an expanded system. MD54/74SC137 and MD54/74SC237 feature additional latches on A_0, A_1 and A_2 for use in glitch free applications. When Latch Enable (LE) is LOW the device acts as MD54/74SC138. When LE is HIGH the address present at A_0 to A_2 is stored. A 1 to 32 decoder requires only four of these devices and one inverter. MD54/74SC139 and MD54/74SC239 feature two individual, two line (A_0-A_1) to four line (O_0-O_3) decoders.

Device Selection

Product	Format	Output
MD54/74SC137	1 of 8, latched address	inverted
MD54/74SC138	1 of 8	inverted
MD54/74SC139	Dual 1 of 4	inverted
MD54/74SC237	1 of 8, latched address	non-inverted
MD54/74SC238	1 of 8	non-inverted
MD54/74SC239	Dual 1 of 4	non-inverted

53

ORIG

002974

2974

MIT

Functional Block Diagrams and Logic

Fig. 1 MD54/748C137




Fig. 2 MD54/748C138






Fig. 3 MD54/748C139



Functional Block Diagrams and Logic

Fig. 4 MD54/748C237



FUNCTION TABLE

INPUTS			OUTPUTS							
ENABLE	SELECT		O_0	O_1	O_2	O_3	O_4	O_5	O_6	O_7
LE	E_1	$A_2 A_1 A_0$								
X	X	H	X	X	X	X	X	X	X	X
X	L	X	X	X	X	X	X	X	X	X
L	H	L	L	L	L	L	L	L	L	L
L	H	L	L	L	H	L	L	L	L	L
L	H	L	L	H	L	L	H	L	L	L
L	H	L	L	H	H	L	L	H	L	L
L	H	L	H	L	L	L	L	L	H	L
L	H	L	H	L	H	L	L	L	L	H
L	H	L	H	H	H	L	L	L	L	H
H	H	L	X	X	X	X	X	X	X	X

H = high level. L = low level. X = irrelevant

CONNECTION DIAGRAM
DIP (TOP VIEW)





Fig. 5 MD54/748C238



FUNCTION TABLE

INPUTS			OUTPUTS							
ENABLE	SELECT		O_0	O_1	O_2	O_3	O_4	O_5	O_6	O_7
$E_3 E_1 E_2$	$A_2 A_1 A_0$									
X	H	X	X	X	X	X	X	X	X	X
L	X	X	X	X	X	X	X	X	X	X
H	L	L	L	L	L	L	L	L	L	L
H	L	L	L	H	L	L	L	L	L	L
H	L	L	H	L	L	L	L	L	L	L
H	L	L	H	H	L	L	L	L	L	L
H	L	H	L	L	L	L	H	L	L	L
H	L	H	L	H	L	L	L	H	L	L
H	L	H	H	H	L	L	L	L	L	H

H = high level. L = low level. X = irrelevant

CONNECTION DIAGRAM
DIP (TOP VIEW)





Fig. 6 MD54/748C239




(EACH DECODER/DEMULTIPLXER)
FUNCTION TABLE

INPUTS		OUTPUTS		
ENABLE	SELECT	O_0	O_1	O_2
E_1	$A_1 A_0$			
H	X	X	L	L
L	L	L	H	L
L	L	H	L	L
L	H	L	L	H
L	H	H	L	L

H = high level. L = low level. X = irrelevant

CONNECTION DIAGRAM
DIP (TOP VIEW)



Absolute Maximum Ratings

PARAMETER	SYMBOL	VALUE	
		MD74 ¹	MD54 ¹
Supply voltage	V_{CC}	-0.5V to 7.0V	-0.5V to 7.0V
Input voltage	V_I	-0.3V to $V_{CC} + 0.3V$	-0.3V to $V_{CC} + 0.3V$
Output current, per output	I_O	± 75 mA	± 75 mA
Operating temperature	T_A	-40°C to +85°C	-55°C to +125°C
Storage temperature	T_S	-65°C to +150°C	-65°C to +150°C
Package Power dissipation	P	450mW	450 mW

Note 1: Exceeding these ratings may cause permanent damage. Functional operation under these conditions is not implied.

Recommended Operating Conditions

PARAMETER		SYMBOL	MIN	TYP	MAX	UNIT
Supply voltage		V_{CC}	?	5	6.5	V
Input voltage		V_I	0		V_{CC}	V
Operating free-air temperature	MD74 ¹	T_A	0		70	°C
	MD54	T_A	-55		125	°C

1 Voltage values are with respect to V_{SS}/GND

Electrical Characteristics Over Recommended Operating Free-Air Temperature Range

PARAMETER	SYMBOL		MIN	TYP	MAX	UNIT	TEST CONDITIONS
High level input voltage	V_{IH}	MD54	2			V	$V_{CC} = 5.5V$
		MD74	2			V	$V_{CC} = 5.25V$
Low level input voltage	V_{IL}	MD54			0.8	V	$V_{CC} = 4.5V$
		MD74			0.8	V	$V_{CC} = 4.75V$
High level output voltage	V_{OH}	MD54	2.4 3.5			V	$V_{CC} = 4.5V, I_{OH} = -5mA, I_{OH} = -3mA$
		MD74	2.4 4.0			V	$V_{CC} = 4.75V, I_{OH} = -14mA, I_{OH} = -3mA$
Low level output voltage	V_{OL}	MD54			0.4	V	$V_{CC} = 4.5V, I_{OL} = 6.5mA$
		MD74			0.4	V	$V_{CC} = 4.75V, I_{OL} = 8 mA$
Input current at maximum input voltage	I_I	MD54 ¹			15	μA	$V_{CC} = 5.5V, V_I = 5.85V$
		MD74 ¹			15	μA	$V_{CC} = 5.25V, V_I = 5.55V$
High level input current	I_{IH}	MD54			10	μA	$V_{CC} = 5.5V, V_I = 2.7V$
		MD74			10	μA	$V_{CC} = 5.25V, V_I = 2.7V$
Low level input current	I_{IL}	MD54			-10	μA	$V_{CC} = 5.5V, V_I = 0.4V$
		MD74			-10	μA	$V_{CC} = 5.25V, V_I = 0.4V$
Short circuit output current	I_{OS}	MD54		-40		mA	NOTE 2, $V_{CC} = 5.5V$
		MD74		-40		mA	NOTE 2, $V_{CC} = 5.25V$
Quiescent supply current	I_{CC}	MD54			0.5	mA	$V_{CC} = 5.5V, \text{outputs disabled}$
		MD74 ¹			0.1	mA	$V_{CC} = 5.25V, \text{outputs disabled}$


2 Max. dissipation or 1ms duration should not be exceeded

3 All TYP values at $T_A = 25^\circ C, V_{CC} = 5V$

Switching Characteristics, $V_{CC} = 5V, T_A = 25^\circ C$

PARAMETER	SYMBOL	DEVICE	MIN	TYP	MAX	UNIT	TEST CONDITION (Figure 7)
Propagation delay time Address to output	t_{PLH}	MD54/74SC137 MD54/74SC138 MD54/74SC139 MD54/74SC237 MD54/74SC238 MD54/74SC239		25 22 29 30 24 25	38 35 48 50 40 45	ns	$C_L = 15pF$ $R_L = 2K\Omega$
Propagation delay time Address to output	t_{PHL}	MD54/74SC137 MD54/74SC138 MD54/74SC139 MD54/74SC237 MD54/74SC238 MD54/74SC239		31 24 30 30 26 27	52 42 50 44 42 45	ns	$C_L = 15pF$ $R_L = 2K\Omega$
Propagation delay time E to output	t_{PLH}	MD54/74SC137 MD54/74SC138 MD54/74SC139 MD54/74SC237 MD54/74SC238 MD54/74SC239		31 31 22 33 33 25	44 44 35 45 45 45	ns	$C_L = 15pF$ $R_L = 2K\Omega$
Propagation delay time E to output	t_{PHL}	MD54/74SC137 MD54/74SC138 MD54/74SC139 MD54/74SC237 MD54/74SC238 MD54/74SC239		31 33 30 34 34 26	48 48 53 52 52 35	ns	$C_L = 15pF$ $R_L = 2K\Omega$
Set up time, address to Latch Enable Hold	t_{SU}	MD54/74SC137 MD54/74SC237	15 15			ns	$C_L = 15pF$ $R_L = 2K\Omega$
Hold time output, from latch Disable	t_H	MD54/74SC137 MD54/74SC237	10 10			ns	$C_L = 15pF$ $R_L = 2K\Omega$
Input Capacitance	C_i	MD54/74SC137 MD54/74SC138 MD54/74SC139 MD54/74SC237 MD54/74SC238 MD54/74SC239		3 3 3 3 3 3	8 8 8 8 8 8	pF	

Voltage Waveforms - Propagation Delay Times



Pin Function

PIN	DESCRIPTION
A_0, A_1, A_2 or $A_{0a}, A_{0b}, A_{1a}, A_{1b}$	Address Inputs, to be decoded
E_1, E_2, E_3 or E_a, E_b or E_1, E_2	Chip Enable Inputs

PIN	DESCRIPTION
LE	Latch Enable Input
$O_0 - O_7$ or $\bar{O}_0 - \bar{O}_7$	Outputs, to peripherals or Inverted Outputs, to peripherals
V_{CC}	Positive Supply Voltage
V_{SS}/GND	System Ground