

CGS74B2525 • CGS74B2526

1-to-8 Minimum Skew Clock Driver



General Description

These minimum skew clock drivers are designed for Clock Generation and Support (CGS) applications operating well above 20 MHz (33 MHz, 50 MHz). The devices guarantee minimum output skew across the outputs of a given device and also from device-to-device. Skew parameters are also provided as a means to measure duty cycle requirements as those found in high speed clocking systems. The 'B2525 is a minimum skew clock driver with one input driving eight outputs specifically designed for signal generation and clock distribution applications. The 'B2526 is similar to the 'B2525 but contains a multiplexed clock input to allow for systems with dual clock speeds or systems where a separate test clock has been implemented.

Features



- Clock Generation and Support (CGS) Devices—Ideal for high frequency signal generation or clock distribution applications
- CGS74B version features National's Advanced Bipolar FAST® LSI process
- 1-to-8 low skew clock distribution
- Sub 1 ns pin-to-pin output skew
- Specifications for device-to-device variation of propagation delay
- Specification for transition skew to meet duty cycle requirements
- Multiplexed clock input ('B2526)
- 14- and 16-center pin V_{CC} and GND configuration to minimize high speed switching noise
- Current sourcing 48 mA and current sinking of 64 mA
- Low dynamic power consumption above 20 MHz
- Guaranteed 4 kV ESD protection

Logic Symbols



Connection Diagrams

Pin Assignment
for DIP and SOIC



Functional Description

On the multiplexed clock device, the SEL pin is used to determine which CK_n input will have an active effect on the outputs of the circuit. When SEL = 1, the CK₁ input is selected and when SEL = 0, the CK₀ input is selected. The non-selected CK_n input will not have any effect on the logical output level of the circuit. The output pins act as a single entity and will follow the state of the CK_{1N} or CK₁/CK₀ pins when either the multiplexed ('B2526) or the straight ('B2525) clock distribution chip is selected.

Pin Description

Pin Names	Description
CK _{1N}	Clock Input ('B2525)
CK ₀ , CK ₁	Clock Inputs ('B2526)
O ₀ -O ₇	Outputs
SEL	Clock Select ('B2526)

Truth Tables



'B2525

Inputs		Outputs	
CK _{1N}		O ₁ -O ₇	
L		L	
H		H	

'B2526

Inputs			Outputs	
CK ₀	CK ₁	SEL	O ₁ -O ₇	
L	X	L	L	
H	X	L	H	
X	L	H	L	
X	H	H	H	

L = Low Voltage Level
 H = High Voltage Level
 X = Immaterial



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	7.0V	
Input Voltage (V_I)	7.0V	
Operating Free Air Temperature	0°C to +70°C	
Storage Temperature Range	-65°C to +150°C	
Typical θ_{JA}	'B2525	'B2526
Plastic (N) Package	104	92 °C/W
Jedec SOIC (M) Package	120	126 °C/W

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the DC and AC Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions will define the conditions for actual device operation.

Recommended Operating Conditions

Supply Voltage (V_{CC})	4.5V to 5.5V
Input Voltage—High (V_{IH})	2.0V
Input Voltage—Low (V_{IL})	0.8V
High Level Output Current (I_{OH})	-48 mA
Low Level Output Current (I_{OL})	+64 mA
Free Air Operating Temperature (T_A)	0°C to +70°C

Note 2: Plastic SOIC packaging meets 2000 temperature cycles from -40° to +125° C.

DC Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^\circ C$.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V_{IK}	Input Clamp Voltage	$V_{CC} = 4.5V$, $I_I = -18 mA$			-1.2	V
V_{OH}	High Level Output Voltage	$I_{OH} = -3 mA$, $V_{CC} = 4.5V$	2.4			V
		$I_{OH} = -48 mA$, $V_{CC} = 4.5V$	2.0			
V_{OL}	Low Level Output Voltage	$V_{CC} = 4.5V$, $I_{OL} = 64 mA$		0.35	0.5	V
I_I	Input Current @ Max Input Voltage	$V_{CC} = 5.5V$, $V_{IH} = 7V$			0.1	mA
I_{IH}	High Level Input Current	$V_{CC} = 5.5V$, $V_{IH} = 2.7V$			20	μA
I_{IL}	Low Level Input Current	$V_{CC} = 5.5V$, $V_{IH} = 0.4V$			-0.5	mA
I_O	Output Drive Current	$V_{CC} = 5.5V$, $V_O = 2.25V$	-50		-150	mA
I_{CC}	Supply Current	$V_{CC} = 5.5V$	Outputs High	8	15	mA
			Outputs Low	32	42	mA
C_{IN}	Input Capacitance	$V_{CC} = 5V$		5		pF

AC Electrical Characteristics

Symbol	Parameter	CGS74B			Units
		$V_{CC} = 4.5V$ to $5.5V$ $R_L = 500\Omega$, $C_L = 50 pF$			
		Min	Typ	Max	
t_{PLH}	Propagation Delay CK to O_n ('2525)	2	2.9	4.8	ns
t_{PHL}		2	3.0	4.8	
t_{PLH} , t_{PHL}	Propagation Delay CK _n to O_n ('2526)				ns

See Figures 1-6 for frequency, loading and airflow curves.

Extended AC Electrical Characteristics

Symbol	Parameter	V _{CC} * (V)	CGS74B			Units
			R _L = 500Ω, C _L = 50 pF, T _A = 0°C to 70°C			
			Min	Typ	Max	
t _{OSHL}	Maximum Skew Common Edge Output-to-Output Variation (Note 1)	5.0	0.15	1	ns	
t _{OSLH}	Maximum Skew Common Edge Output-to-Output Variation (Note 1)	5.0	0.15	1	ns	
t _{OST}	Maximum Skew Opposite Edge Output-to-Output Variation (Note 1)	5.0	0.7	1.5	ns	
t _{PV}	Maximum Skew Part-to-Part Variation Skew (Note 2)	5.0		1.75	ns	
t _{PS}	Maximum Skew Pin (Signal) Transition Variation (Note 1)	5.0	0.6	1.5	ns	
t _{rise} , t _{fall}	Maximum Rise/Fall Time (from 0.5/2.4V to 2.4/0.5V at 33 MHz, T _A = 25°C)	5.0 5.0	1.90 1.15		ns ns	

*Voltage Range 5.0 is 5.0V ±0.5V

Note 1: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}) or in opposite directions both HL and LH (t_{OST}). Parameters t_{OST} and t_{PS} guaranteed by design. See *Figures A, B, and C* of Parameter Measurement Information.

Note 2: Part-to-part skew is defined as the absolute value of the difference between the propagation delay for any outputs from device to device. The parameter is specified for a given set of conditions (i.e., capacitive load, V_{CC}, temperature, # of outputs switching, etc.). Parameter guaranteed by design. See *Figure D* of Parameter Measurement Information.

See *Figures 1–6* for frequency, loading, and airflow curves.

Typical Performance Characteristics

f_{MAX} vs Capacitive Load




FIGURE 1




FIGURE 2




FIGURE 3




FIGURE 4




FIGURE 5




FIGURE 6

TL/F/10907-14







- 0 LFPM
- 225 LFPM
- ◆- 500 LFPM

TL/F/10907-15

Note 1: Values of f_{max} were chosen to maintain 150°C die temperature. In all cases, the values represent worst case performance.


Minimum Skew Parameters

Parameter Measurement Information (Preliminary)

Definition	Example	Significance
<p>t_{OSLH}, t_{OSLH}</p> <p>Common Edge Skew:</p> <p>Output Skew for HIGH-to-LOW Transitions: $t_{OSHL} = t_{PHL_{max}} - t_{PHL_{min}}$</p> <p>Output Skew for LOW-to-HIGH Transitions: $t_{OSLH} = t_{PLH_{max}} - t_{PLH_{min}}$</p> <p>Propagation delays are measured across the outputs of any given device.</p>	 <p>FIGURE A</p>	<ul style="list-style-type: none"> • t_{OS}, Output Skew or Common Edge Skew • Skew parameter to observe propagation delay differences in applications requiring synchronous data/clock operations.
<p>t_{PS}</p> <p>Pin Skew or Transition Skew:</p> <p>$t_{PS} = t_{PHL_i} - t_{PLH_i}$</p> <p>Both HIGH-to-LOW and LOW-to-HIGH propagation delays are measured at each output pin across the given device. T_{PS} is the maximum difference for outputs $i = 1$ to 8 within a device package.</p>	 <p>FIGURE B</p>	<ul style="list-style-type: none"> • t_{PS}, Pin Skew or Transition Skew • Skew parameter to observe duty cycle degradation of any output signal (pin).
<p>t_{OST}</p> <p>Opposite Edge Skew:</p> <p>$t_{OST} = t_{p\theta_m} - t_{p\theta_n}$</p> <p>where θ is any edge transition (HIGH-to-LOW or LOW-to-HIGH) measured between any two outputs (m or n) within any given device.</p>	 <p>FIGURE C</p>	<ul style="list-style-type: none"> • t_{OST}, Any Edge Skew • Skew parameter to observe performance distribution of propagation delays across the outputs within any given device. 
<p>t_{PV}</p> <p>Part Variation Skew:</p> <p>$t_{PV} = t_{p\theta_{u,v}} - t_{p\theta_{x,y}}$</p> <p>where θ is any edge transition (HIGH-to-LOW or LOW-to-HIGH propagation delay) measured from the outputs (v or y) of any two devices (u or x).</p>	 <p>FIGURE D</p>	<ul style="list-style-type: none"> • t_{PV}, Part Variation Skew • Skew parameter to observe performance distribution of propagation delays between the outputs of any two devices. 

Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:






Temperature Information

	Technology	Temperature Range [†]		
		74-Grade	64-Grade	54-Grade
TTL/CMOS	Bipolar	0°C to 70°C	-40°C to +85°C	-55°C to +125°C
	CMOS	-40°C to +85°C	N/A	-55°C to +125°C
	CMOS/TTL Compatible	-40°C to +85°C	N/A	-55°C to +125°C
	BiCMOS	0°C to +70°C	-40°C to +85°C	-55°C to +125°C

[†]Typically, 64- and 74-grade are commercial products; and 54-grade may or may not be a Mil/Aero product.



Physical Dimensions inches (millimeters)







M14A (REV. 71)

**14-Lead Small Outline Integrated Circuit
NS Package Number M14A**

Physical Dimensions inches (millimeters) (Continued)




**16-Lead Small Outline Integrated Circuit
NS Package Number M16A**



**14-Lead Plastic Dual-In-Line Package
NS Package Number N14A**

Physical Dimensions inches (millimeters) (Continued)

Lit. #: 101800



**16-Lead Plastic Dual-In-Line Package
NS Package Number N16E**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

024965 ✓ R



National Semiconductor Corporation
2900 Semiconductor Drive
P.O. Box 58090
Santa Clara, CA 95052-8090
Tel: 1(800) 272-9959
TWX: (910) 339-9240

National Semiconductor GmbH
Industriestrasse 10
D-8060 Furstenfeldbruck
West Germany
Tel: (0-81-41) 103-0
Telex: 527-649
Fax: (08141) 103554

National Semiconductor Japan Ltd.
Sansedo Bldg. 5F
4-15 Nishi Shinjuku
Shinjuku-Ku,
Tokyo 160, Japan
Tel: 3-299-7001
FAX: 3-299-7000

National Semiconductor Hong Kong Ltd.
Suite 513, 5th Floor
Chinachem Golden Plaza,
77 Mody Road, Tsimshatsui East,
Kowloon, Hong Kong
Tel: 3-7231290
Telex: 52996 NSSEA HX
Fax: 3-3112536

National Semiconductores Do Brasil Ltda.
Av. Brig. Faria Lima, 1383
6.0 Andor-Comp. 62
01451 Sao Paulo, SP, Brasil
Tel: (55/11) 212-5066
Fax: (55/11) 211-1181 NSBR BR

National Semiconductor (Australia) PTY, Ltd.
1st Floor, 441 St. Kilda Rd
Melbourne, 3004
Victoria, Australia
Tel: (03) 267-5000
Fax: 61-3-2677458