




# 4-STAGE PRESETTABLE RIPPLE COUNTERS

The SN54/74LS196 decade counter is partitioned into divide-by-two and divide-by-five sections which can be combined to count either in BCD (8, 4, 2, 1) sequence or in a bi-quinary mode producing a 50% duty cycle output. The SN54/74LS197 contains divide-by-two and divide-by-eight sections which can be combined to form a modulo-16 binary counter. Low Power Schottky technology is used to achieve typical count rates of 70 MHz and power dissipation of only 80 mW.

Both circuit types have a Master Reset ( $\overline{MR}$ ) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input ( $\overline{PL}$ ) overrides clocked operations and asynchronously loads the data on the Parallel Data inputs ( $P_n$ ) into the flip-flops. This preset feature makes the circuits usable as programmable counters. The circuits can also be used as 4-bit latches, loading data from the Parallel Data inputs when  $\overline{PL}$  is LOW and storing the data when  $\overline{PL}$  is HIGH.

- Low Power Consumption — Typically 80 mW
- High Counting Rates — Typically 70 MHz
- Choice of Counting Modes — BCD, Bi-Quinary, Binary
- Asynchronous Presettable
- Asynchronous Master Reset
- Easy Multistage Cascading
- Input Clamp Diodes Limit High Speed Termination Effects

### CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:  
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

### PIN NAMES

$\overline{CP}_0$	Clock (Active LOW Going Edge) Input to Divide-by-Two Section
$\overline{CP}_1$ (LS196)	Clock (Active LOW Going Edge) Input to Divide-by-Five Section
$\overline{CP}_1$ (LS197)	Clock (Active LOW Going Edge) Input to Divide-by-Eight Section
$\overline{MR}$	Master Reset (Active LOW) Input
$\overline{PL}$	Parallel Load (Active LOW) Input
$P_0$ - $P_3$	Data Inputs
$Q_0$ - $Q_3$	Outputs (Notes b, c)

### LOADING (Note a)


	HIGH	LOW
$\overline{CP}_0$	1.0 U.L.	1.5 U.L.
$\overline{CP}_1$ (LS196)	2.0 U.L.	1.75 U.L.
$\overline{CP}_1$ (LS197)	1.0 U.L.	0.8 U.L.
$\overline{MR}$	1.0 U.L.	0.5 U.L.
$\overline{PL}$	0.5 U.L.	0.25 U.L.
$P_0$ - $P_3$	0.5 U.L.	0.25 U.L.
$Q_0$ - $Q_3$	10 U.L.	5 (2.5) U.L.

### NOTES:


- 1 TTL Unit Load (U.L.) = 40 $\mu$ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
- In addition to loading shown,  $Q_0$  can also drive  $\overline{CP}_1$ .

## SN54/74LS196 SN54/74LS197

### 4-STAGE PRESETTABLE RIPPLE COUNTERS LOW POWER SCHOTTKY



**J SUFFIX**  
CERAMIC  
CASE 632-08



**N SUFFIX**  
PLASTIC  
CASE 646-08




**D SUFFIX**  
SOIC  
CASE 751A-02

### ORDERING INFORMATION

SN54LSXXXJ	Ceramic
SN74LSXXXN	Plastic
SN74LSXXXD	SOIC


### LOGIC SYMBOL




$V_{CC}$  = PIN 14  
GND = PIN 7

# SN54/74LS196 • SN54/74LS197

## LOGIC DIAGRAM



**LS196**



**LS197**

V<sub>CC</sub> = PIN 14  
 GND = PIN 7  
 ○ = PIN NUMBERS

# SN54/74LS196 • SN54/74LS197

## FUNCTIONAL DESCRIPTION

The LS196 and LS197 are asynchronously presettable decade and binary ripple counters. The LS196 Decade Counter is partitioned into divide-by-two and divide-by-five sections while the LS197 is partitioned into divide-by-two and divide-by-eight sections, with all sections having a separate Clock input. In the counting modes, state changes are initiated by the HIGH to LOW transition of the clock signals. State changes of the Q outputs, however, do not occur simultaneously because of the internal ripple delays. When using external logic to decode the Q outputs, designers should bear in mind that the unequal delays can lead to decoding spikes and thus a decoded signal should not be used as a clock or strobe. The  $\overline{CP}_0$  input serves the  $Q_0$  flip-flop in both circuit types while the  $\overline{CP}_1$  input serves the divide-by-five or divide-by-eight section. The  $Q_0$  output is designed and specified to drive the rated fan-out plus the  $\overline{CP}_1$  input. With the input frequency connected to  $\overline{CP}_0$  and  $Q_0$  driving  $\overline{CP}_1$ , the LS197 forms a straightforward module-16 counter, with  $Q_0$  the least significant output and  $Q_3$  the most

significant output.

The LS196 Decade Counter can be connected up to operate in two different count sequences, as indicated in the tables of Figure 2. With the input frequency connected to  $\overline{CP}_0$  and with  $Q_0$  driving  $\overline{CP}_1$ , the circuit counts in the BCD (8, 4, 2, 1) sequence. With the input frequency connected to  $\overline{CP}_1$  and  $Q_3$  driving  $\overline{CP}_0$ ,  $Q_0$  becomes the low frequency output and has a 50% duty cycle waveform. Note that the maximum counting rate is reduced in the latter (bi-quinary) configuration because of the interstage gating delay within the divide-by-five section.

The LS196 and LS197 have an asynchronous active LOW Master Reset input ( $\overline{MR}$ ) which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input (PL) overrides the clock inputs and loads the data from Parallel Data ( $P_0-P_3$ ) inputs into the flip-flops. While PL is LOW, the counters act as transparent latches and any change in the  $P_n$  inputs will be reflected in the outputs.

Figure 2. LS196 COUNT SEQUENCES

DECADE (NOTE 1)					BI-QUINARY (NOTE 2)				
COUNT	$Q_3$	$Q_2$	$Q_1$	$Q_0$	COUNT	$Q_0$	$Q_3$	$Q_2$	$Q_1$
0	L	L	L	L	0	L	L	L	L
1	L	L	L	H	1	L	L	L	H
2	L	L	H	L	2	L	L	H	L
3	L	L	H	H	3	L	L	H	H
4	L	H	L	L	4	L	H	L	L
5	L	H	L	H	5	H	L	L	L
6	L	H	H	L	6	H	L	L	H
7	L	H	H	H	7	H	L	H	L
8	H	L	L	L	8	H	L	H	H
9	H	L	L	H	9	H	H	L	L

NOTES:

1. Signal applied to  $\overline{CP}_0$ ,  $Q_0$  connected to  $\overline{CP}_1$ .
2. Signal applied to  $\overline{CP}_1$ ,  $Q_3$  connected to  $\overline{CP}_0$ .

### MODE SELECT TABLE

INPUTS			RESPONSE
$\overline{MR}$	PL	$\overline{CP}$	
L	X	X	Reset (Clear)
H	L	X	Parallel Load
H	H	$\downarrow$	Count

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't Care  
 $\downarrow$  = HIGH to Low Clock Transition

# SN54/74LS196 • SN54/74LS197

## GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Typ	Max	Unit
V <sub>CC</sub>	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T <sub>A</sub>	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I <sub>OH</sub>	Output Current — High	54, 74			-0.4	mA
I <sub>OL</sub>	Output Current — Low	54 74			4.0 8.0	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter	Limits			Unit	Test Conditions	
		Min	Typ	Max			
V <sub>IH</sub>	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V <sub>IL</sub>	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs	
		74		0.8			
V <sub>IK</sub>	Input Clamp Diode Voltage		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
V <sub>OH</sub>	Output HIGH Voltage	54	2.5	3.5	V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> per Truth Table	
		74	2.7	3.5	V		
V <sub>OL</sub>	Output LOW Voltage	54, 74		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = V <sub>CC</sub> MIN, V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
		74		0.35	0.5	V	
I <sub>IH</sub>	Input HIGH Current Data, $\overline{PL}$ MR, CP <sub>0</sub> (LS196) MR, CP <sub>0</sub> , CP <sub>1</sub> (LS197) CP <sub>1</sub> (LS196)			20 40 40 80	μA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V	
	Data, $\overline{PL}$ MR, CP <sub>0</sub> (LS196) MR, CP <sub>0</sub> , CP <sub>1</sub> (LS197) CP <sub>1</sub> (LS196)			0.1 0.2 0.2 0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V	
I <sub>IL</sub>	Input LOW Current Data, $\overline{PL}$ MR CP <sub>0</sub> CP <sub>1</sub> (LS196) CP <sub>1</sub> (LS197)			-0.4 -0.8 -2.4 -2.8 -1.3	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
I <sub>OS</sub>	Short Circuit Current (Note 1)	-20		-100	mA	V <sub>CC</sub> = MAX	
I <sub>CC</sub>	Power Supply Current			27	mA	V <sub>CC</sub> = MAX	

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

5

# SN54/74LS196 • SN54/74LS197

## AC CHARACTERISTICS (T<sub>A</sub> = 25°C)

Symbol	Parameter	Limits						Unit	Test Conditions
		LS196			LS197				
		Min	Typ	Max	Min	Typ	Max		
t <sub>MAX</sub>	Maximum Clock Frequency	30	40		30	40		MHz	V <sub>CC</sub> = 5.0 V C <sub>L</sub> = 15 pF
t <sub>PLH</sub> t <sub>PHL</sub>	CP <sub>0</sub> Input to Q <sub>0</sub> Output		8.0 13	15 20		8.0 14	15 21	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	CP <sub>1</sub> Input to Q <sub>1</sub> Output		16 22	24 33		12 23	19 35	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	CP <sub>1</sub> Input to Q <sub>2</sub> Output		38 41	57 62		34 42	51 63	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	CP <sub>1</sub> Input to Q <sub>3</sub> Output		12 30	18 45		55 63	78 95	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Data to Output		20 29	30 44		18 29	27 44	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	PL Input to Any Output		27 30	41 45		26 30	39 45	ns	
t <sub>PHL</sub>	MR Input to Any Output		34	51		34	51	ns	

## AC SETUP REQUIREMENTS (T<sub>A</sub> = 25°C)

Symbol	Parameter	Limits						Unit	Test Conditions
		LS196			LS197				
		Min	Typ	Max	Min	Typ	Max		
t <sub>w</sub>	CP <sub>0</sub> Pulse Width	20			20			ns	V <sub>CC</sub> = 5.0 V
t <sub>w</sub>	CP <sub>1</sub> Pulse Width	30			30			ns	
t <sub>w</sub>	PL Pulse Width	20			20			ns	
t <sub>w</sub>	MR Pulse Width	15			15			ns	
t <sub>s</sub>	Data Input Setup Time — HIGH	10			10			ns	
t <sub>s</sub>	Data Input Setup Time — LOW	15			15			ns	
t <sub>h</sub>	Data Hold Time — HIGH	10			10			ns	
t <sub>h</sub>	Data Hold Time — LOW	10			10			ns	
t <sub>rec</sub>	Recovery Time	30			30			ns	

## DEFINITIONS OF TERMS

**SETUP TIME (t<sub>s</sub>)** — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.

**HOLD TIME (t<sub>h</sub>)** — is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recog-

niton. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

**RECOVERY TIME (t<sub>rec</sub>)** — is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH to LOW in order to recognize and transfer LOW Data to the Q outputs.

# SN54/74LS196 • SN54/74LS197

## AC WAVEFORMS





Figure 1



NOTE:  $\overline{PL} = \text{LOW}$

Figure 2




Figure 3





Figure 4



\* The shaded areas indicate when the input is permitted to change for predictable output performance

Figure 5