


CD54/74HC04

CD54/74HCT04

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM AND TERMINAL ASSIGNMENT


Hex Inverter

Type Features:

- Input and Output are both buffered
- Typical propagation delay = 6 ns @ $V_{CC} = 5V$, $C_L = 15 pF$, $T_A = 25^\circ C$

The RCA-CD54/74HC04 and CD54/74HCT04 hex inverter utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The 54HCT/74HCT logic family is functionally as well as pin compatible with the standard 54LS/74LS logic family.

The CD54HC04 and CD54HCT04 are supplied in 14-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC04 and CD74HCT04 are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).



LOGIC DIAGRAM

Family Features:

- Fanout (Over Temperature Range):
 - Standard Outputs - 10 LSTTL Loads
 - Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
 - CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
 - 2 to 6 V Operation
 - High Noise Immunity: $NIL = 30\%$, $NIH = 30\%$ of V_{CC} ; @ $V_{CC} = 5V$
- CD54HCT/CD74HCT Types:
 - 4.5 to 5.5 V Operation
 - Direct LSTTL Input Logic Compatibility
 - $V_{IL} = 0.8 V$ Max., $V_{IH} = 2 V$ Min.
 - CMOS Input Compatibility
 - $I_i \leq 1 \mu A$ @ V_{OL}, V_{OH}

TRUTH TABLE

INPUTS	OUTPUTS
nA	nY
L	H
H	L

CD54/74HC04 CD54/74HCT04

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{cc}):		
(Voltages referenced to ground)	-0.5 to + 7 V
DC INPUT DIODE CURRENT, I_{ik} (FOR $V_i < -0.5$ V OR $V_i > V_{cc} + 0.5$ V)	± 20 mA
DC OUTPUT DIODE CURRENT, I_{ok} (FOR $V_o < -0.5$ V OR $V_o > V_{cc} + 0.5$ V)	± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V < $V_o < V_{cc} + 0.5$ V)	± 25 mA
DC V_{cc} OR GROUND CURRENT (I_{cc})	± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):		
For $T_A = -40$ to $+60^\circ C$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ C$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ C$ to 300 mW
For $T_A = -55$ to $+100^\circ C$ (PACKAGE TYPE F, H)	500 mW
For $T_A = +100$ to $+125^\circ C$ (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ C$ to 300 mW
For $T_A = -40$ to $+70^\circ C$ (PACKAGE TYPE M)	400 mW
For $T_A = +70$ to $+125^\circ C$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ C$ to 70 mW
OPERATING-TEMPERATURE RANGE (T_A):		
PACKAGE TYPE F, H	-55 to $+125^\circ C$
PACKAGE TYPE E, M	-40 to $+85^\circ C$
STORAGE TEMPERATURE (T_{stg})	-65 to $+150^\circ C$
LEAD TEMPERATURE (DURING SOLDERING):		
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.	$+265^\circ C$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only	$+300^\circ C$

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply Voltage Range (For T_A = Full Package Range) V_{cc} :			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_{IN}, V_{OUT}	0	V_{cc}	V
Operating Temperature T_A :			
CD74 Types	-40	$+85$	$^\circ C$
CD54 Types	-55	$+125$	$^\circ C$
Input Rise and Fall Times, t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

CD54/74HC04

CD54/74HCT04

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC04/CD54HC04								CD74HCT04/CD54HCT04								UNITS					
	TEST CONDITIONS			74HC/54HC TYPES		74HC TYPES		54HC TYPES		TEST CONDITIONS			74HCT/54HCT TYPES		74HCT TYPES		54HCT TYPES					
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C				
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max			
High-Level Input Voltage	V _{IL}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	2	—	—	2	—	V			
				4.5	3.15	—	—	3.15	—	3.15	—											
				6	4.2	—	—	4.2	—	4.2	—											
Low-Level Input Voltage	V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	—	—	0.8	—	0.8	—	V		
				4.5	—	—	1.35	—	1.35	—	1.35											
				6	—	—	1.8	—	1.8	—	1.8											
High-Level Output Voltage CMOS Loads	V _{OL} or V _{OH}	-0.02		2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{OH}	4.5	—	—	4.4	—	4.4	—	V		
				4.5	4.4	—	—	4.4	—	4.4	—											
				6	5.9	—	—	5.9	—	5.9	—											
TTL Loads	V _{IL} or V _{IH}			—	—	—	—	—	—	—	—	V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V	
				-4	4.5	3.98	—	—	3.84	—	3.7	—										
				-5.2	6	5.48	—	—	5.34	—	5.2	—										
Low-Level Output Voltage CMOS Loads	V _{OL} or V _{OH}	0.02		2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{OH}	4.5	—	—	0.1	—	0.1	—	V		
				4.5	—	—	0.1	—	0.1	—	0.1											
				6	—	—	0.1	—	0.1	—	0.1											
TTL Loads	V _{IL} or V _{IH}			—	—	—	—	—	—	—	—	V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	—	V
				4	4.5	—	—	0.26	—	0.33	—											
				5.2	6	—	—	0.26	—	0.33	—											
Input Leakage Current	V _{CC} or Gnd			6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA	
Quiescent Device Current	V _{CC} or Gnd	0	6	—	—	2	—	20	—	40	—	V _{CC} or Gnd	5.5	—	—	2	—	20	—	40	μA	
Additional Quiescent Device Current per input pin: 1 unit load Δ I _{CC} *												V _{CC} -2.1	4.5	—	—	100	360	—	450	—	490	μA
													5.5	—	—	—	—	—	—	—		

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
ALL	1.2

*Unit Load is Δ I_{CC} limit specified in Static Characteristic Chart,
e.g., 360 μA max. @ 25°C.

**CD54/74HC04
CD54/74HCT04**
SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25°C, Input t_r, t_f = 6 ns)

CHARACTERISTIC	Typical		Units
	HC	HCT	
Propagation Delay, Data Input to Output Y (Fig. 1) (C _L = 15 pF)	t _{PLH} t _{PHL}	6 7	ns
Power Dissipation Capacitance*	C _{Pn}	21 24	pF

*CPD is used to determine the dynamic power consumption, per inverter where:


$$P_D = V_{CC}^2 f (C_{PD} + C_L) \text{ where } f = \text{input frequency}$$

C_L = output load capacitance

V_{CC} = supply voltage

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	TEST CONDITION	LIMITS												UNITS	
		25°C				-40°C to +85°C				-55°C to +125°C					
		HC		HCT		74HC		74HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay	t _{PLH}	2	—	85	—	—	—	105	—	—	—	130	—	—	
Input to Output (Fig. 1)	t _{PHL}	4.5	—	17	—	19	—	21	—	24	—	26	—	29	
		6	—	14	—	—	—	18	—	—	—	22	—	—	
Transition Times	t _{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	
	t _{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C _i	—	10	—	10	—	10	—	10	—	10	—	10	pF	



	54/74HC	54/74HCT
INPUT LEVEL	V _{CC}	3V
V _S	50% V _{CC}	1.3V

92CS-36948RI

Fig. 1 - Transition times and propagation delay times.