


FEATURES

- Member of Texas Instruments Widebus™ Family
- UBT™ Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Modes
- OEC™ Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- Bidirectional Interface Between GTLP Signal Levels and LVTTTL Logic Levels
- LVTTTL Interfaces are 5-V Tolerant
- Medium-Drive GTLP Outputs (34 mA)
- LVTTTL Outputs (–32 mA/64 mA)
- GTLP Rise and Fall Times Designed for Optimal Data-Transfer Rate and Signal Integrity in Distributed Loads
- I_{off} Supports Partial-Power-Down Mode Operation
- Bus Hold on A-Port Inputs
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



DESCRIPTION

The SN74GTLPH16612 is a medium-drive, 18-bit UBT™ transceiver that provides LVTTTL-to-GTLP and GTLP-to-LVTTTL signal-level translation. It allows for transparent, latched, clocked, or clock-enabled modes of data transfer. This device provides a high-speed interface between cards operating at LVTTTL logic levels and backplanes operating at GTLP signal levels. High-speed (about two times faster than standard LVTTTL or TTL) backplane operation is a direct result of the reduced output swing (<1 V), reduced input threshold levels, and OEC™ circuitry. These improvements minimize bus-settling time and have been designed and tested using several backplane models.

GTLP is a Texas Instruments (TI™) derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLPH16612 is given only at the preferred higher noise-margin GTLP, but the user has the flexibility of using this device at either GTL ($V_{TT} = 1.2$ V and $V_{REF} = 0.8$ V) or GTLP ($V_{TT} = 1.5$ V and $V_{REF} = 1$ V) signal levels.

The B port normally operates at GTLP levels, while the A-port and control inputs are compatible with LVTTTL logic levels and are 5-V tolerant. V_{REF} is the reference input voltage for the B port.

To improve signal integrity, the SN74GTLPH16612 B-port output transition time is optimized for distributed backplane loads.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, UBT, OEC, TI are trademarks of Texas Instruments.

SN74GTLPH16612

18-BIT LVTTTL-TO-GTLP UNIVERSAL BUS TRANSCEIVER

SCES326C—MARCH 2000—REVISED MAY 2005

DESCRIPTION (CONTINUED)

V_{CC} (5 V) supplies the internal and GTLP circuitry, while V_{CC} (3.3 V) supplies the LVTTTL output buffers.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven LVTTTL data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION

T_A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	SSOP – DL	Tube	SN74GTLPH16612DL	GTLPH16612
		Tape and reel	SN74GTLPH16612DLR	
	TSSOP – DGG	Tape and reel	SN74GTLPH16612GR	GTLPH16612

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTIONAL DESCRIPTION

The SN74GTLPH16612 is a medium-drive (34 mA), 18-bit UBT transceiver, containing D-type latches and D-type flip-flops to allow data flow in transparent, latched, clocked, and clock-enabled modes and can replace any of the functions shown in Table 1. Data polarity is noninverting.

Table 1. SN74GTLPH16612 UBT Transceiver Replacement Functions

FUNCTION	8 BIT	9 BIT	10 BIT	16 BIT	18 BIT
Transceiver	'245, '623, '645	'863	'861	'16245, '16623	'16863
Buffer/driver	'241, '244, '541		'827	'16241, '16244, '16541	'16825
Latched transceiver	'543			'16543	'16472
Latch	'373, '573	'843	'841	'16373	'16843
Registered transceiver	'646, '652			'16646, '16652	'16474
Flip-flop	'374, '574		'821	'16374	
Standard UBT					'16500, '16501
Universal bus driver					'16835
Registered transceiver with clock enable	'2952			'16470, '16952	
Flip-flop with clock enable	'377	'823			'16823
Standard UBT with clock enable					'16600, '16601
SN74GTLPH16612 UBT transceiver replaces all above functions					

Data flow in each direction is controlled by the clock enables (\overline{CEAB} and \overline{CEBA}), latch enables (LEAB and LEBA), clock (CLKAB and CLKBA), and output enables (\overline{OEAB} and \overline{OEBA}).

For A-to-B data flow, when \overline{CEAB} is low, the device operates on the low-to-high transition of CLKAB for the flip-flop and on the high-to-low transition of LEAB for the latch path, i.e., if \overline{CEAB} and LEAB are low, the A data is latched, regardless of the state of CLKAB (high or low) and if LEAB is high, the device is in transparent mode. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is high, the outputs are in the high-impedance state.


The data flow for B-to-A is similar to that of A-to-B, except that \overline{CEBA} , \overline{OEBA} , LEBA, and CLKBA are used.

FUNCTION TABLE⁽¹⁾

INPUTS					OUTPUT B	MODE
$\overline{\text{CEAB}}$	$\overline{\text{OEAB}}$	LEAB	CLKAB	A		
X	H	X	X	X	Z	Isolation
L	L	L	H	X	$B_0^{(2)}$	Latched storage of A data
L	L	L	L	X	$B_0^{(3)}$	
X	L	H	X	L	L	True transparent
X	L	H	X	H	H	
L	L	L	↑	L	L	Clocked storage of A data
L	L	L	↑	H	H	
H	L	L	X	X	$B_0^{(3)}$	Clock inhibit

- (1) A-to-B data flow is shown. B-to-A data flow is similar, but uses $\overline{\text{CEBA}}$, $\overline{\text{OEBA}}$, LEBA, and CLKBA.
The condition when $\overline{\text{OEAB}}$ and $\overline{\text{OEBA}}$ are both low at the same time is not recommended.
- (2) Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.
- (3) Output level before the indicated steady-state input conditions were established.

LOGIC DIAGRAM (POSITIVE LOGIC)



SN74GTLPH16612

18-BIT LVTTTL-TO-GTLP UNIVERSAL BUS TRANSCEIVER

SCES326C—MARCH 2000—REVISED MAY 2005

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range	3.3 V	-0.5	4.6	V
		5 V	-0.5	7	
V _I	Input voltage range ⁽²⁾	A port and control inputs	-0.5	7	V
		B port and V _{REF}	-0.5	4.6	
V _O	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾	A port	-0.5	7	V
		B port	-0.5	4.6	
I _O	Current into any output in the low state	A port		128	mA
		B port		80	
I _O	Current into any A-port output in the high state ⁽³⁾			64	mA
	Continuous current through each V _{CC} or GND			±100	mA
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
θ _{JA}	Package thermal impedance ⁽⁴⁾	DGG package		64	°C/W
		DL package		56	
T _{stg}	Storage temperature range		-65	150	°C

- Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- This current flows only when the output is in the high state and V_O > V_{CC}.
- The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3.3 V	3.15	3.3	3.45	V
		5 V	4.75	5	5.25	
V _{TT}	Termination voltage	GTLP	1.14	1.2	1.26	V
		GTL	1.35	1.5	1.65	
V _{REF}	Reference voltage	GTLP	0.74	0.8	0.87	V
		GTL	0.87	1	1.1	
V _I	Input voltage	B port			V _{TT}	V
		Except B port		V _{CC}	5.5	
V _{IH}	High-level input voltage	B port	V _{REF} + 50 mV			V
		Except B port	2			
V _{IL}	Low-level input voltage	B port	V _{REF} - 50 mV			V
		Except B port	0.8			
I _{IK}	Input clamp current			-18	mA	
I _{OH}	High-level output current	A port			-32	mA
I _{OL}	Low-level output current	A port			64	mA
		B port			34	
T _A	Operating free-air temperature		-40		85	°C

- All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
- Normal connection sequence is GND first, V_{CC} = 5 V second, and V_{CC} = 3.3 V, I/O, control inputs, V_{TT}, and V_{REF} (any order) last.
- V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances if the dc recommended I_{OL} ratings are not exceeded.
- V_{REF} can be adjusted to optimize noise margins, but normally is two-thirds V_{TT}.

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IK}		$V_{CC} (3.3 V) = 3.15 V,$	$V_{CC} (5 V) = 4.75 V,$	$I_I = -18 mA$			-1.2	V
V_{OH}	A port	$V_{CC} (3.3 V) = 3.15 V \text{ to } 3.45 V,$ $V_{CC} (5 V) = 4.75 V \text{ to } 5.25 V$		$I_{OH} = -100 \mu A$	$V_{CC} (3.3 V)$ -0.2			V
		$V_{CC} (3.3 V) = 3.15 V,$		$V_{CC} (5 V) = 4.75 V$	$I_{OH} = -8 mA$	2.4		
					$I_{OH} = -32 mA$	2		
V_{OL}	A port	$V_{CC} (3.3 V) = 3.15 V,$		$V_{CC} (5 V) = 4.75 V$	$I_{OL} = 100 \mu A$	0.2		V
					$I_{OL} = 16 mA$	0.4		
					$I_{OL} = 32 mA$	0.5		
					$I_{OL} = 64 mA$	0.55		
	B port	$V_{CC} (3.3 V) = 3.15 V,$	$V_{CC} (5 V) = 4.75 V,$	$I_{OL} = 34 mA$	0.65			
I_I	Control inputs	$V_{CC} (3.3 V) = 0 \text{ or } 3.45 V,$	$V_{CC} (5 V) = 0 \text{ or } 5.25 V,$	$V_I = 5.5 V$			10	μA
	A port	$V_{CC} (3.3 V) = 3.45 V,$		$V_{CC} (5 V) = 5.25 V$	$V_I = 5.5 V$	20		
					$V_I = V_{CC} (3.3 V)$	1		
					$V_I = 0$	-30		
	B port	$V_{CC} (3.3 V) = 3.45 V,$	$V_{CC} (5 V) = 5.25 V$	$V_I = V_{CC} (3.3 V)$	5			
			$V_I = 0$	-5				
I_{off}		$V_{CC} = 0,$	$V_I \text{ or } V_O = 0 \text{ to } 4.5 V$				100	μA
$I_{I(hold)}$	A port	$V_{CC} (3.3 V) = 3.15 V,$		$V_{CC} (5 V) = 4.75 V$	$V_I = 0.8 V$	75		μA
					$V_I = 2 V$	-75		
					$V_I = 0 \text{ to } V_{CC} (3.3 V)^{(2)}$	± 500		
I_{OZH}	A port	$V_{CC} (3.3 V) = 3.45 V,$	$V_{CC} (5 V) = 5.25 V,$	$V_O = V_{CC} (3.3 V)$	1		μA	
	B port	$V_{CC} (3.3 V) = 3.45 V,$	$V_{CC} (5 V) = 5.25 V,$	$V_O = 1.5 V$	10			
I_{OZL}	A port	$V_{CC} (3.3 V) = 3.45 V,$	$V_{CC} (5 V) = 5.25 V,$	$V_O = 0$	-1		μA	
	B port	$V_{CC} (3.3 V) = 3.45 V,$	$V_{CC} (5 V) = 5.25 V,$	$V_O = 0.65 V$	-10			
$I_{CC} (3.3 V)$	A or B port	$V_{CC} (3.3 V) = 3.45 V, V_{CC} (5 V) = 5.25 V, I_O = 0,$ $V_I = V_{CC} (3.3 V) \text{ or } GND^{(3)}, V_I = V_{TT} \text{ or } GND^{(4)}$		Outputs high	1		mA	
				Outputs low	5			
				Outputs disabled	1			
$I_{CC} (5 V)$	A or B port	$V_{CC} (3.3 V) = 3.45 V, V_{CC} (5 V) = 5.25 V, I_O = 0,$ $V_I = V_{CC} (3.3 V) \text{ or } GND^{(3)}, V_I = V_{TT} \text{ or } GND^{(4)}$		Outputs high	120		mA	
				Outputs low	120			
				Outputs disabled	120			
$\Delta I_{CC} (3.3 V)^{(5)}$		$V_{CC} (3.3 V) = 3.45 V, V_{CC} (5 V) = 5.25 V,$ One A-port or control input at 2.7 V, Other A-port or control inputs at $V_{CC} (3.3 V)$ or GND					1	mA
C_i	Control inputs	$V_I = 3.15 V \text{ or } 0$					4	pF
C_{io}	A port	$V_O = 3.15 V \text{ or } 0$					8.5	pF
	B port	$V_O = 1.5 V \text{ or } 0$					8	

(1) All typical values are at $V_{CC} (3.3 V) = 3.3 V, V_{CC} (5 V) = 5 V, T_A = 25^\circ C$.

(2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

(3) This is the V_I for A-port or control inputs.

(4) This is the V_I for B port.

(5) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SN74GTLPH16612

18-BIT LVTTTL-TO-GTLP UNIVERSAL BUS TRANSCEIVER

SCES326C–MARCH 2000–REVISED MAY 2005

Timing Requirements

over recommended ranges of supply voltage and operating free-air temperature,
 $V_{TT} = 1.5\text{ V}$ and $V_{REF} = 1\text{ V}$ for GTLP (unless otherwise noted) (see [Figure 1](#))

		MIN	MAX	UNIT
f_{clock}	Clock frequency		85	MHz
t_w	Pulse duration	LEAB or LEBA high	3.3	ns
		CLKAB or CLKBA high or low	5.7	
t_{su}	Setup time	A before CLKAB \uparrow	1	ns
		B before CLKBA \uparrow	1.8	
		A before LEAB \downarrow	0.5	
		B before LEBA \downarrow	1.2	
		$\overline{\text{CEAB}}$ before CLKAB \uparrow	1.2	
		$\overline{\text{CEBA}}$ before CLKBA \uparrow	1.4	
t_h	Hold time	A after CLKAB \uparrow	1.9	ns
		B after CLKBA \uparrow	0.5	
		A after LEAB \downarrow	2.7	
		B after LEBA \downarrow	3.5	
		$\overline{\text{CEAB}}$ after CLKAB \uparrow	1.2	
		$\overline{\text{CEBA}}$ after CLKBA \uparrow	1.1	


Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature,
 $V_{TT} = 1.5\text{ V}$ and $V_{REF} = 1\text{ V}$ for GTLP (see [Figure 1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP ⁽¹⁾	MAX	UNIT
f_{max}			85			MHz
t_{PLH}	A	B	2.5		6.9	ns
t_{PHL}			2.5		6.9	
t_{PLH}	LEAB	B	3.2		7.3	ns
t_{PHL}			3.2		7.3	
t_{PLH}	CLKAB	B	3.4		7.8	ns
t_{PHL}			3.4		7.8	
t_{en}	$\overline{\text{OEAB}}$	B	2.8		7	ns
t_{dis}			2.8		7	
t_r	Transition time, B outputs (20% to 80%)			2.6		ns
t_f	Transition time, B outputs (80% to 20%)			2.6		ns
t_{PLH}	B	A	1.5		5.7	ns
t_{PHL}			1.5		5.7	
t_{PLH}	LEBA	A	1.8		5.7	ns
t_{PHL}			1.8		5.7	
t_{PLH}	CLKBA	A	2.3		5.5	ns
t_{PHL}			2.3		5.5	
t_{en}	$\overline{\text{OEBA}}$	A	1.8		6.1	ns
t_{dis}			1.8		6.1	


(1) All typical values are at $V_{CC} (3.3\text{ V}) = 3.3\text{ V}$, $V_{CC} (5\text{ V}) = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR A OUTPUTS


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




LOAD CIRCUIT FOR B OUTPUTS




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
(A port to B port)



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
(B port to A port)



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
(A port)

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

Distributed-Load Backplane Switching Characteristics

The previous switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application probably is a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to an RLC circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer better understand the performance of the GTLP device in this typical backplane. See www.ti.com/sc/gtllp for more information.




Figure 2. Medium-Drive Test Backplane




Figure 3. Medium-Drive RLC Network

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, $V_{TT} = 1.5\text{ V}$ and $V_{REF} = 1\text{ V}$ for GTLP (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP ⁽¹⁾	UNIT
f_{max}			85		MHz
t_{PLH}	A	B		3.6	ns
t_{PHL}				3.6	
t_{PLH}	LEAB	B		4.3	ns
t_{PHL}				4.3	
t_{PLH}	CLKAB	B		4.4	ns
t_{PHL}				4.4	
t_{en}	\overline{OEAB}	B		4.1	ns
t_{dis}				4.3	
t_r	Rise time, B outputs (20% to 80%)			1.4	ns
t_f	Fall time, B outputs (80% to 20%)			2.1	ns

(1) All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$. All values are derived from TI SPICE models.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
74GTLPH16612DLG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	GTLPH16612	Samples
74GTLPH16612DLRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	GTLPH16612	Samples
74GTLPH16612GRE4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	GTLPH16612	Samples
74GTLPH16612GRG4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	GTLPH16612	Samples
SN74GTLPH16612DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	GTLPH16612	Samples
SN74GTLPH16612DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	GTLPH16612	Samples
SN74GTLPH16612GR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	GTLPH16612	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74GTLPH16612DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
SN74GTLPH16612GR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74GTLPH16612DLR	SSOP	DL	56	1000	367.0	367.0	55.0
SN74GTLPH16612GR	TSSOP	DGG	56	2000	367.0	367.0	45.0

MECHANICAL DATA

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com