## **SRAM**

## **32K x 8 SRAM**

### **FEATURES**

- High speed: 10, 12, 15, 20 and 25
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with CE and OE options
- All inputs and outputs are TTL-compatible

C	PTIONS		MARKING
•	Timing		
	10ns access		-10
	12ns access		-12
	15ns access		-15
	20ns access		-20
	25ns access		-25
•	Packages		
	Plastic DIP (3	300 mil)	None
	Plastic SOJ (3	300 mil)	DJ
•	2V data reter	ntion (optional)	L
•	Low power (		P
•	Temperature	<b>:</b>	
	Commercial		None
	Industrial	(-40°C to +85°C)	IT
	Automotive	(-40°C to +125°C	C) AT
	Extended	(-55°C to +125°C	•

Part Number Example: MT5C2568DJ-20 L

NOTE: Not all combinations of operating temperature, speed, data retention and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

### GENERAL DESCRIPTION

The MT5C2568 is organized as a 32,768 x 8 SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) and output enable (OE) with this organization. These enhancements can place the outputs in High-Z for additional flexibility in system design.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  and  $\overline{OE}$  go LOW. The device offers a reduced power standby mode


	i <b>n DIP</b> 4-4)		<b>n SOJ</b> D-2)
A14	28   Vcc 27   WE 26   A13 25   A8 24   A9 23   A11 22   OE 21   A10 20   CE 19   DQ8 18   DQ7 17   DQ6 16   DQ5 15   DQ4	A14 [ 1	28   Voc 27   WE 26   A13 25   A8 24   A9 23   A11 22   OE 19   DOS 19   DOS 17   DOS 16   DOS 15   DOS

when disabled. This allows system designers to meet low standby power requirements.

The 'T'' version provides a reduction in both operating current (Icc) and TTL standby current (Isbi). The latter is achieved through the use of gated inputs on the WE, OE and address lines, which also facilitates the design of battery backed systems. That is, the gated inputs simplify the design effort and circuitry required to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL-compatible.

### **FUNCTIONAL BLOCK DIAGRAM**



### **TRUTH TABLE**

MODE	DE	CE	WE	DQ	POWER
STANDBY	Χ	Н	Х	HIGH-Z	STANDBY
READ	٦	L	Н	Q	ACTIVE
NOT SELECTED	Ξ	L	Н	HIGH-Z	ACTIVE
WRITE	Х	L	L	D	ACTIVE

### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on VCC Supply Relative to Vss	1V to +7V
Storage Temperature (plastic)	55°C to +150°C
Short Circuit Output Current	50mA
Voltage on Any Pin Relative to Vss	1V to Vcc +1V
Junction Temperature**	+150°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

\*\*Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See technical note TN-05-14 for more information.

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS (0°C $\leq$ T $_{\!A}$ $\leq$ 70°C; Vcc = 5V $\pm$ 10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc+1	v	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILı	-5	5	μА	
Output Leakage Current	Output(s) disabled 0V ≤ Vouт ≤ Vcc	ILo	-5	5	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		٧	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	٧	1
Supply Voltage		Vcc	4.5	5.5	V	1

						MAX			1	
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-10 <sup>†</sup>	-12†	-15 <sup>†</sup>	-20	-25	UNITS	NOTES
Power Supply Current: Operating	CE ≤ ViL; Vcc = MAX f = MAX = 1/ tRC outputs open	lcc	130	200	180	165	150	140	mA	3, 13
	P version	lcc	100	-	-	140	125	120	mA	3, 13
Power Supply Current: Standby	CE ≥ V <sub>IH</sub> ; V <sub>CC</sub> = MAX f = MAX = 1/ <sup>t</sup> RC outputs open	ISB1	24	55	50	45	40	35	mA	13
	P version	ISB1	1.4	-	-	4	4	4	mA	13
	CE ≥ Vcc -0.2V; Vcc = MAX         VIN ≤ Vss +0.2V or         VIN ≥ Vcc -0.2V; f = 0	ISB2	0.6	5	5	5	5	5	mA	13
	P version	ISB2	0.4	-	-	3	3	3	mA	13

<sup>†</sup>P version not available with this speed.

### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C; f = 1 MHz	Cı	6	pF	4
Output Capacitance	Vcc = 5V	Co	6	pF	4

DESCRIPTION			CONDI	TIONS	;		SYMB	DL	MAX	U	INITS	N	OTE\$
Input Capacitance		T <sub>A</sub> =	25°C;	f = 1	MHz		Cı	1 6		pF		4	
Output Capacitance	7	•	Vcc	= 5V			Co		6	-	pF		4
ELECTRICAL CHARACTERISTI		D RE	CON	/ME	NDE	D AC	OPI	ERA <sup>*</sup>	TING	COI	NDIT	'ION	s
Note 5) (0°C ≤ T <sub>A</sub> ≤ 70°C; Vcc = 5V ±10%	o) T		10		12	-1	15	-9	20		25		1
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN		UNITS	NOTE
READ Cycle			_ <del></del>		1		******		and t	******	7000	130	1.4071
READ cycle time	tRC	10		12		15		20		25		ns	
Address access time	¹AA	<u> </u>	10	<u> </u>	12	<u> </u>	15		20		25	ns	t
Chip Enable access time	tACE		10		12		15		20		25	ns	<del>                                     </del>
Output hold from address change	†OH	3		3		3		3		3	<del></del>	ns	$\vdash$
Chip Enable to output in Low-Z	LZCE	3		3		3		3		3		ns	7
Chip disable to output in High-Z	¹HZCE		5		6	_	8		9		9	ns	6, 7
Chip Enable to power-up time	†PU	0		0		0		0		0		ns	4
Chip disable to power-down time	<sup>t</sup> PD		10		12		15		20		25	ns	4
Output Enable access time	†AOE		5		6		8		8		8	ns	
Output Enable to output in Low-Z	<sup>t</sup> LZOE	0		0		0		0		0		ns	
Output disable to out put in High-Z	†HZOE		5		6		6		7	-	7	ns	6
WRITE Cycle												-	-
WRITE cycle time	†WC	10		12		15		20		25		ns	
Chip Enable to end of write	tCW	7		8		10		12		15		ns	
Chip Enable to end of write (P and LP version)	1CW	-				12		12		15		ns	
Address valid to end of write	tAW	7		8		10		12		15		ns	
Address valid to end of write (P and LP version)	tAW			-		12		12		15		ns	
Address setup time	tAS.	0		0		0		0		0		ns	
Address hold from end of write	<sup>t</sup> AH	1		1		1		1		1		ns	
WRITE pulse width	<sup>†</sup> WP1	7		8		10		12		15		ns	
WRITE pulse width	¹WP2	10		12		12		15		15		ns	
Data setup time	tDS	6		7		7		10		10		ns	
Data hold time	¹DH	0		0		0		0		0		ns	
Write disable to output in Low-Z	<sup>t</sup> LZWE <sup>t</sup> HZWE	2		2		2		2		2		ns	7
Write Enable to output in High-Z			5		6								

### **INDUSTRIAL TEMPERATURE SPECIFICATIONS (IT)**

The following specifications are to be used for Industrial Temperature (IT) MT5C2568 SRAMs. (-40°C  $\leq$  T\_A  $\leq$  85°C)

					MAX			I	
DESCRIPTION	CONDITIONS	SYMBOL	-10	-12	-15	-20	-25	UNITS	NOTES
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX f = MAX = 1/ ¹RC outputs open	lcc	210	190	170	160	150	mA	3
Power Supply Current: Standby	CE ≥ V <sub>IH</sub> ; Vcc = MAX f = MAX = 1/ <sup>t</sup> RC outputs open	ls <sub>B1</sub>	65	60	50	45	40	mA	
	CE ≥ Vcc -0.2V; Vcc = MAX         Vin ≤ Vss +0.2V or         Vin ≥ Vcc -0.2V; f = 0	ISB2	6	6	6	6	6	mA	

### DATA RETENTION ELECTRICAL CHARACTERISTICS (L version only)

DESCRIPTION	CONDI	TIONS	SYMBOL	MAX	UNITS	NOTES
Data Retention Current	CE ≥ (Vcc -0.2V) Vin ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR	400	μА	
	or ≤ 0.2V	Vcc = 3V	ICCDR	600	μА	

### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

Refer to commercial temperature timing parameters for specifications not listed here. (Notes 5, 13) (-40°C  $\leq$  T  $_{A} \leq$  85°C)

DESCRIPTION		-1	2	-1	15	-:	20	-7	25		
DESCRIPTION	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle											
Output hold from address change	HO <sup>†</sup>	2		2		2		2		ns	
Chip Enable to output in Low-Z	LZCE	2		2		2		2		ns	7
WRITE Cycle											
Address hold from end of write	<sup>t</sup> AH	2		2		2		2		ns	

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(-40^{\circ}C \le T_A \le 85^{\circ}C)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Vıн	2.3	Vcc +1	٧	1

### **AUTOMOTIVE AND EXTENDED TEMPERATURE SPECIFICATIONS (AT AND XT)**

The following specifications are to be used for Automotive Temperature (AT) and Extended Temperature (XT) MT5C2568 SRAMs. (-40°C  $\leq$  T<sub>A</sub>  $\leq$  125°C - AT) (-55°C  $\leq$  T<sub>A</sub>  $\leq$  125°C - XT)

	· · · · · · · · · · · · · · · · · · ·	MAX							
DESCRIPTION	CONDITIONS	SYMBOL	-12	-15	-20	-25	UNITS	NOTES	
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX f = MAX = 1/ ¹RC outputs open	lcc	195	175	165	155	mA	3	
Power Supply Current: Standby	CE ≥ ViH; Vcc = MAX f = MAX = 1/ ¹RC outputs open	Isa1	60	50	45	40	mA		
	CE ≥ Vcc -0.2V; Voc = MAX Vin ≤ Vss +0.2V or Vin ≥ Vcc -0.2V; f = 0	Isaz	7	7	7	7	mA		

## DATA RETENTION ELECTRICAL CHARACTERISTICS (L version only)

DESCRIPTION	CONDI	SYMBOL	MAX	UNITS	NOTES	
Data Retention Current	CE ≥ (Vcc -0.2V) Vcc = 2V Vin ≥ (Vcc -0.2V)		ICCOR	500	μА	
	or ≤ 0.2V	Vcc = 3V	ICCOR	800	μА	

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

Refer to commercial temperature timing parameters for specifications not listed here. (Notes 5, 13) (-40°C  $\leq$  T<sub>A</sub>  $\leq$  125°C - AT; -55°C  $\leq$  T<sub>A</sub>  $\leq$  125°C - XT; Vcc = 5V  $\pm$ 10%)

DESCRIPTION		-12 -15		-20		-25					
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle											
Output hold from address change	HOt	2		2		2		2		ns	
Chip Enable to output in Low-Z	LZCE	2		2		2		2		ns	7
WRITE Cycle											
Address hold from end of write	tAH.	2		2		2		2		ns	

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS (-40°C $\leq$ T<sub>A</sub> $\leq$ 125°C - AT) (-55°C $\leq$ T<sub>A</sub> $\leq$ 125°C - XT)

DESCRIPTION CONDITIONS		SYMBÖL	MIN	MAX	UNITS	NOTES	
Input High (Logic 1) Voltage		Vih	2.3	_ Vcc +1	V	1	

### **AC TEST CONDITIONS**

Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output loadS	iee Figures 1 and 2

## 480 255 30 pF




Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

### **NOTES**


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width  $< {}^{t}RC/2$ .
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- <sup>t</sup>HZCE, <sup>t</sup>HZOE and <sup>t</sup>HZWE are specified with C<sub>L</sub> = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE, and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.

- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable and write enable can initiate and terminate a WRITE cycle.
- 13. Typical values are measured at 5V, 25°C and 15ns cycle time.
- 14. Typical currents are measured at 25°C.


### DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)

DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2			V	
Data Retention Current L version	<u>CE</u> ≥ (Vcc -0.2V) Vin ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR	•	125	300	μА	14
L Version	or ≤ 0.2V	Vcc = 3V	ICCDR		175	500	μА	14
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		100	300	μА	14
LP version		Vcc = 3V	ICCDR		150	500	μА	14
Chip Deselect to Data Retention Time			<sup>t</sup> CDR	0			ns	4
Operation Recovery Time			<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11


### **LOW Vcc DATA RETENTION WAVEFORM**




### READ CYCLE NO. 18,9




### **READ CYCLE NO. 27,8,10**



## WRITE CYCLE NO. 1 12 (Chip Enable Controlled)



## WRITE CYCLE NO. 2 12 (Write Enable Controlled)




DON'T CARE

UNDEFINED

NOTE: Output enable (OE) is inactive (HIGH).

## WRITE CYCLE NO. 37, 12, 16 (Write Enable Controlled)



**NOTE:** Output enable  $(\overline{OE})$  is active (LOW).