

DESCRIPTION

The HY62U8400A/HY62U8400A-I is a high-speed, low power and 4M bits CMOS SRAM organized as 524,288 words by 8 bits. The HY62U8400A/HY62U8400A-I uses Hyundai's high performance twin tub CMOS process technology and was designed for high-speed and low power circuit technology. It is particularly well suited for used in high-density and low power system applications. This device has a data retention mode that guarantees data to remain valid at the minimum power supply voltage of 2.0V.


FEATURES

- Fully static operation and Tri-state outputs
- TTL compatible inputs and outputs
- Low power consumption
- Battery backup
 - 2.0V(min) data retention
- Standard pin configuration
 - 32pin 600mil PDIP
 - 32pin 525mil SOP
 - 32pin 400mil TSOP-II
 (Standard and Reversed)

Product No.	Voltage (V)	Speed (ns)	Operation Current(mA)	Standby Current(uA)	Temperature (°C)
HY62U8400A	3.0	55/70/85	5	50	0~70(Normal)
HY62U8400A-I	3.0	55/70/85	5	50	-40~85(E.T.)

Note 1. E.T. : Extended Temperature, Normal : Normal Temperature
 2. Current value is max.


PIN CONNECTION



PIN DESCRIPTION

Pin Name	Pin Function
/CS	Chip Select
/WE	Write Enable
/OE	Output Enable
A0 ~ A18	Address Input
I/O1 ~ I/O16	Data Input/Output
Vcc	Power(3.0V)
Vss	Ground

BLOCK DIAGRAM



Low Power Dissipation SRAM(3.3V/3.0V)

ORDERING INFORMATION

Part No.	Speed	Temp.	Package
HY62U8400P	55/70/85		PDIP
HY62U8400G	55/70/85		SOP
HY62U8400T2	55/70/85		TSOP-II(Standard)
HY62U8400R2	55/70/85		TSOP-II(Reversed)
HY62U8400P-I	55/70/85	E.T.	PDIP
HY62U8400G-I	55/70/85	E.T.	SOP
HY62U8400T2-I	55/70/85	E.T.	TSOP-II(Standard)
HY62U8400R2-I	55/70/85	E.T.	TSOP-II(Reversed)

ABSOLUTE MAXIMUM RATING (1)

Symbol	Parameter	Rating	Unit	Remark
V _{CC} , V _{IN} , V _{OUT}	Power Supply, Input/Output Voltage	-0.3 to 4.6	V	
T _A	Operating Temperature	0 to 70	°C	HY62U8400
		-40 to 85	°C	HY62U8400-I
T _{STG}	Storage Temperature	-65 to 150	°C	
P _D	Power Dissipation	1.0	W	
I _{OUT}	Data Output Current	50	mA	
T _{SOLDER}	Lead Soldering Temperature & Time	260•10	°C•sec	

Note

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and the functional operation of the device under these or any other conditions above those indicated in the operation of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect reliability.

RECOMMENDED DC OPERATING CONDITION

T_A=0°C to 70°C/-40°C to 85°C

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	2.7	3.0	3.3	V
V _{SS}	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.2	-	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	-0.3(1)	-	0.4	V

Note :

- V_{IL} = -3.0V for pulse width less than 30ns

TRUTH TABLE

/CS1	/WE	/OE	MODE	I/O OPERATION
H	X	X	Standby	High-Z
L	H	H	Output Disabled	High-Z
L	H	L	Read	Data Out
L	L	X	Write	Data In

Note :

- H=V_{IH}, L=V_{IL}, X=don't care

DC ELECTRICAL CHARACTERISTICS

Vcc = 3.0V ± 10%, TA = 0°C to 70°C/-40°C to 85°C unless otherwise specified

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
I _{LI}	Input Leakage Current	V _{SS} ≤ V _{IN} ≤ V _{CC}	-1	-	1	µA
I _{LO}	Output Leakage Current	V _{SS} ≤ V _{OUT} ≤ V _{CC} , /CS = V _{IH} or /OE = V _{IH} or /WE = V _{IL}	-1	-	1	µA
I _{CC}	Operating Power Supply Current	/CS = V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{I/O} = 0mA	-	-	5	mA
I _{CC1}	Average Operating Current	/CS = V _{IL} Min Duty Cycle = 100%, I _{I/O} = 0mA	-	-	50	mA
I _{SB}	TTL Standby Current (TTL Input)	/CS = V _{IH}	-	-	0.5	mA
I _{SB1}	CMOS Standby Current (CMOS Input)	/CS ≥ V _{CC} - 0.2V	-	-	50	µA
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA	-	-	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -1mA	2.2	-	-	V

Note : Typical values are at Vcc = 3.0V, TA = 25°C

AC CHARACTERISTICS

Vcc = 3.0V ± 10%, TA = 0°C to 70°C/-40°C to 85°C unless otherwise specified

#	Symbol	Parameter	-55		-70		-85		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE									
1	t _{RC}	Read Cycle Time	55	-	70	-	85	-	ns
2	t _{AA}	Address Access Time	-	55	-	70	-	85	ns
3	t _{ACS}	Chip Select Access Time	-	55	-	70	-	85	ns
4	t _{OE}	Output Enable to Output Valid	-	25	-	35	-	45	ns
5	t _{CLZ}	Chip Select to Output in Low Z	10	-	10	-	10	-	ns
6	t _{OLZ}	Output Enable to Output in Low Z	10	-	10	-	10	-	ns
7	t _{CHZ}	Chip Deselection to Output in High Z	0	20	0	25	0	30	ns
8	t _{OHZ}	Out Disable to Output in High Z	0	20	0	25	0	30	ns
9	t _{OH}	Output Hold from Address Change	10	-	15	-	20	-	ns
WRITE CYCLE									
10	t _{WC}	Write Cycle Time	55	-	70	-	85	-	ns
11	t _{CW}	Chip Selection to End of Write	45	-	60	-	70	-	ns
12	t _{AW}	Address Valid to End of Write	45	-	60	-	70	-	ns
13	t _{AS}	Address Set-up Time	0	-	0	-	0	-	ns
14	t _{WP}	Write Pulse Width	40	-	50	-	55	-	ns
15	t _{WR}	Write Recovery Time	0	-	0	-	0	-	ns
16	t _{WHZ}	Write to Output in High Z	0	20	0	25	0	30	ns
17	t _{DW}	Data to Write Time Overlap	25	-	30	-	35	-	ns
18	t _{DH}	Data Hold from Write Time	0	-	0	-	0	-	ns
19	t _{OW}	Output Active from End of Write	5	-	5	-	10	-	ns


Low Power Dissipation SRAM(3.3V/3.0V)

AC TEST CONDITIONS

TA = 0°C to 70°C / -40°C to 85°C unless otherwise specified

PARAMETER	Value
Input Pulse Level	0.4V to 2.2V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Level	1.5V
Output Load	CL = 100pF + 1TTL Load

AC TEST LOADS



Note : Including jig and scope capacitance

CAPACITANCE


TA = 25°C, f = 1.0Mhz

Symbol	Parameter	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
COUT	Output Capacitance	VIO = 0V	8	pF

Note : This parameter is sampled and not 100% tested

TIMING DIAGRAM


READ CYCLE 1



Note(READ CYCLE):

1. tCHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels
2. At any given temperature and voltage condition, tCHZ max. is less than tCLZ min. both for a given device and from device to device.
3. /WE is high for the read cycle.


READ CYCLE 2



Note(READ CYCLE):


1. /WE is high for the read cycle.
2. Device is continuously selected /CS = V_{IL}
3. /OE = V_{IL}.

WRITE CYCLE 1(/OE Clocked)



Low Power Dissipation SRAM(3.3V/3.0V)

WRITE CYCLE 2 (/OE Low Fixed)



Notes(WRITE CYCLE):

1. A write occurs during the overlap of a low /CS1, CS2 and low /WE. A write begins at the latest transition among /CS1 going low, CS2 going high and /WE going low: A write ends at the earliest transition among /CS1 going high, CS2 low and /WE going high. t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the later of /CS1 going low or CS2 going high to the end of write
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{RW} is applied in case a write ends as /CS1, or /WE going high, and t_{WR2} applied in case a write ends at CS2 going low.
5. If /OE, CS2 and /WE are in the read mode during this period, and the I/O pins are in the output low-Z state, input of opposite phase of the output must not be applied because bus contention can occur.
6. If /CS1 goes low simultaneously with /WE going low, the outputs remain in high impedance state.
7. Dout is the same phase of lasted written data in this write cycle.
8. Dout is the read data of the new address.


DATA RETENTION ELECTRIC CHARACTERISTIC

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
VDR	Vcc for Data Retention	$\overline{CS} \geq V_{CC} - 0.2V$ $V_{SS} \leq V_{IN} \leq V_{CC}$	2.0	-	-	V
I _{CCDR}	Data Retention Current	$V_{CC} = 0.3V$, $\overline{CS} \geq V_{CC} - 0.2V$, $V_{SS} \leq V_{IN} \leq V_{CC}$		-	20	uA
t _{CDR}	Chip Disable to Data Retention Time	See Data Retention Timing Diagram	0	-	-	ns
t _R	Operating Recovery Time		t _{RC(2)}	-	-	ns

Notes:

1. Typical values are at the condition of TA = 25°C.
2. t_{RC} is read cycle time.

DATA RETENTION TIMING DIAGRAM




RELIABILITY SPEC.

TEST MODE		TEST SPEC.
ESD	HBM	$\geq 2000V$
	MM	$\geq 250V$
LATCH - UP		$\leq -100mA$
		$\geq 100mA$


High Speed SRAM

PACKAGE INFORMATION


32pin 600mil Plastic Dual In Line Package(P)





32pin 525mil Small Outline Package(G)




32pin 400mil Thin Small Outline Package Standard(T2)





UNIT : INCH(mm) MAX.
MIN.



32pin 400mil Thin Small Outline Package Reversed(R2)



UNIT : INCH(mm) MAX.
MIN.



High Speed SRAM