Quad Three-State Bus Transceiver With Interface Logic 2917

Call Hard

Features/Benefits

- · Quad high-speed LSI bus-transceiver
- · Three-state bus driver
- . D-type register on driver
- Bus driver output can sink 40mA at 0.5V max
- Internal odd 4-bit parity checker/generator
- Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12mA
- · Advanced low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883
- 3.5V minimum output high voltage for direct interface to MOS microprocessors

Description

The 2917 is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flipflops. The flip-flop outputs are connected to four three-state bus drivers. Each bus driver is internally connected to the input of a receiver. The four receiver outputs drive four D-type latches, that feature three-state outputs. The device also contains a four-bit odd parity checker/generator.

The LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The three-state bus output can sink up to 40mA at

PART NUMBER	PACKAGE	TEMPERATURE RANGE
2917NC	N20	0°C to +70°C
2917JC 🗸	J20	0°C to +70°C
2917JM 🗸	J20	-55°C to +125°C
2917FM*	F20	-55°C to +125°C


^{*}Available on special order

0.5V maximum. The bus enable input (\overline{BE}) is used to force the driver outputs to the high-impedance state. When \overline{BE} is HIGH, the driver is disabled.

The input register consists of four D-type flip-flops with a buffered common clock. The buffered common clock (DRCP) enters the A_{i} data into this drive register on the LOW-to-HIGH transition.

Data from the A input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (RLE) input. When the RLE input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and OE LOW). When the RLE input is HIGH, the latch will close and retain the present

Logic Diagram




data regardless of the bus input. The four latches have threestate outputs and are controlled by a buffered common threestate control (OE) input. When OE is HIGH, the receiver outputs are in the high-impedance state.


The 2917 features a built in 4-bit odd parity checker/generator. The bus enable input (BE) controls whether the parity output is

in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the A field data input to the driver register. When BE is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the high-impedance state, the BUS parity is checked.

Pin Configuration



Logic Symbol



MILITARY EE°C +0 COMMERCIAL

Absolute Maximum Ratings


Storage temperature	65°C to +150°C
Temperature (ambient) under bias	55°C to +125°C
Supply voltage to ground potential	−0.5V to +7V
DC voltage applied to outputs for HIGH output state	$-0.5V$ to $+V_{CC}$ max.
DC input voltage	$-0.5V$ to $+5.5V$
DC output current, into outputs (except bus)	
DC output current, into bus	100mA
DC input current	30mA to +5.0mA

	Input/O			
Over	Operating	Temperatu	ıre Range	

	ut/Output Charactei iting Temperature Range	TA = -55°C to +125°C VCC MIN = 4.50V			T _A = 0°C to +70°C V _{CC} MIN = 4.75V					
SYMBOL	PARAMETER	TEST C		MIN = 4 MAX = TYP		Vcc I	MAX =		UNIT	
14	D. a. a. day d. I. O.W. yellaga	V _{CC} = MIN	I _{OL} = 24mA			0.4			0.4	V
VOL	Bus output LOW voltage	ACC = MIIIA	IOL = 40mA			0.5			0.5	
Voн	Bus output HIGH voltage	V _{CC} = MIN	$I_{OH} = -20mA$	2.4			2.4			٧
		V _{CC} = MAX	$V_O = 0.4V$			-200			-200	
10 1	Bus leakage current	Bus enable = 2.4V	$V_{O} = 2.4V$			50			50	μΑ
	(high impedance)		V _O = 4.5V			100			100	
loss	Bus leakage current	V _O = 4.5V		100		10		100	μΑ	
IOFF	(power OFF)	VCC = OV								
Vін	Receiver input HIGH	Bus enable =	2.4V	2.0			2.0			v
VIH.	threshold	543 3114313								
Vii	Receiver input LOW	Bus enable =	2 4V			0.8			0.8	v
VIL	threshold									
laa	Bus output short	$V_{CC} = MAX$		-50	-85	-130	-50	-85	-130	mA
Isc	Circuit current	VO = OV								

	I Characteristics	nge		TA	+125	5°C to	T _A =	MMERO 0°C to MIN =	+ 70°C	
SYMBOL	PARAMETER	TEST COM				= 5.50V 2 MAX	VCC	MAX =	5.25V	UNIT
	Receiver output	V _{CC} = MIN V _{IN} = V _{IL} or	I _{OH} = -1.0mA	2.4	3.4					
VOH	HIGH voltage	VIH	$I_{OH} = -2.6mA$				2.4	3.4		٧
		V _{CC} = 5.0V, I _C	$OH = -100\mu A$	3.5			3.5			v
Vон	Parity output HIGH voltage	$V_{CC} = MIN, I_{C}$ $V_{IN} = V_{IH} \text{ or } V_{I}$		2.5	3.4		2.7	3.4		V
	Outrout LOM/ valtage	V _{CC} = MIN			0.27	0.4		0.27	0.4	
V_{OL}	Output LOW voltage	$V_{IN} = V_{IL}$	I _{OL} = 8mA		0.32	0.45		0.32	0.5	V
	(except bus)	or VIH	I _{OL} = 12mA		0.37	0.5		0.37	0.5	
\/	Input HIGH level	Guaranteed inp	2.0			2.0			v	
VIH	(except bus)	HIGH for all inp	2.0			2.0			V	
VIL	Input LOW level	Guaranteed inp	ut logical						0.8	V
VIL.	(except bus)	LOW for all inpo						0.0		
VI	Input clamp voltage	V _{CC} = MIN,	-1.2	-12			-1.2	V		
· ' I	(except bus)	$I_{IN} = -18mA$				1.2			1.2	•
IIL	Input LOW current	$V_{CC} = MAX$,	BE, FILE			-0.72			-0.72	mA
'IL.	(except bus)	$V_{IN} = 0.4V$	All other inputs			-0.36			-0.36	IIIZ
Iн	Input HIGH current	$V_{CC} = MAX$,				20			20	μΑ
'III	(except bus)	$V_{IN} = 2.7V$								μ.,
η	Input HIGH current	$V_{CC} = MAX,$		ł.		100			100	μΑ
·1	(except bus)	$V_{IN} = 7.0V$.00				,
Isc	Output short circuit current (except bus)	V _{CC} = MAX				-85	-30		-85	mA
lcc	Power supply currents	V _{CC} = MAX, all inputs = GND			63	95		63	95	mA
Ю	Off-state output current (receiver	V _{CC} = MAX.	V _O = 2.4V			20			20	μΑ
•	outputs)	VUC - MAX.	$V_O = 0.4V$			-20			-20	L

Input/Output Current Interface Conditions




Note: Actual current flow direction shown.

	- Oberestorieties		MILITARY	COMMERCIAL	
•	g Characteristics mended Operating Tempera	ture Range	T _A = -55°C to +125°C	T _A = 0°C to +70°C V _{CC} MIN = 4.75V	
SYMBOL	PARAMETER	TEST CONDITIONS	V _{CC} MIN = 4.50V V _{CC} MAX = 5.50V	V _{CC} MAX = 5.25V	UNIT
			MIN TYP2 MAX	MIN TYP2 MAX	
^t PHL	Driver clock (DRCP)		21 36	21 32	ns
^t PLH	to bus	$C_L(bus) = 50pF$	21 36	21 32	
tZH, tZL	Bus enable (BE) to bus	$R_L(bus) = 50\Omega$	13 26	13 23	ns
thz, tlz	bus enable (BE) to bus		13 26	13 23	
ts			23	20	ns
th	A data inputs		8.0	6.0	
tpw	Clock pulse width (HIGH)		20	17	ns
tPLH	Bus to receiver output		18 30	18 27	ns
t _{PHL}	(latch enabled)		18 30	18 27	
tPLH	Latch enable to		21 30	21 27	ns
t _{PHL}	receiver output		21 30	21 27	
ts	Bus to latch	CL = 15pF	17	14	ns
th	enable (RLE)	$R_L = 2.0 k\Omega$	6.0	4.0	
tPLH	A data to odd parity		21 36	21 32	ns
tPHL	out (driver enabled)		21 36	21 32]
^t PLH	Bus to odd parity		21 36	21 32	ns
^t PHL	out (driver inhibit)		21 36	21 32	
[†] PLH	Latch enable (RLE)		21 36	21 32	ns
tPHL	to odd parity output		21 36	21 32	
tZH, tZL	Outside control to autout		14 26	14 23	ns
tHZ, tLZ	Output control to output		14 26	14 23	

Notes: 1. For conditions shown as MIN, or MAX, use the appropriate value specified under Electrical Characteristics for the applicable device type.

- 2. Typical limits are at VCC = 5.0V, 25°C ambient and maximum loading.
- Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

Standard Test Load Circuit



Function Table

		INPUT	rs		INTERNAL TO DEVICE		BUS	OUTPUT	FUNCTION		
Ai	DRCP	BE	RLE	ŌE	Di	Q _i BUS _i		Ri			
X	Х	Η,	х	Х	Х	Х	Z	Х	Driver output disable		
X	Х	X	Х	Н	Х	Х	Х	Z	Receiver output disable		
X	Х	Н	L	L	X	L	L	Н	Disconnected		
x	Х	Н	L	L	Х	Н	н	L	Driver output disable and receive data via Bus input		
X	Х	Х	Н	Х	Х	NC	X	Х	Latch received data		
L	1	Х	X	Х	L	Х	Х	Х			
Н	1	Х	×	х	Н	Х	×	Х	Load driver register		
X	L	X	Х	Х	NC	Х	Х	Х	No deitare plants and all all all and all all all all all all all all all al		
Х	н	Х	X	х	NC	Х	X	Х	No driver clock restrictions		
Х	Х	L	Х	Х	L	Х	Н	Х	Drive Bure		
X	х	L	×	Х	н	Х	L	Х	Drive Bus		

H = HIGH

Z = High Impedance

X = Don't Care

i = 0, 1, 2, 3

L = LOW

NC = No Change

↑ = LOW-to-HIGH Transition

Definition of Functional Terms

Driver clock pulse, DRCP

Clock pulse for the driver register.

Bus enable, BE

When the bus enable is LOW, the four drivers are in the high impedance state.

Driver outputs and receiver inputs, BUS $_0$, BUS $_1$, BUS $_2$, BUS $_3$

Four driver outputs and receiver inputs (data is inverted).

Receiver outputs, R₀, R₁, R₂, R₃

The four receiver outputs. Data from the bus is inverted while data from the A or B inputs is non-inverted.

Receiver latch enable, RLE

When $\overline{\text{RLE}}$ is LOW, data on the BUS inputs is passed through the receiver latches. When $\overline{\text{RLE}}$ is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.

Odd parity output, ODD

Generates parity with the driver enabled, checks parity with the driver in the high-impedance state.

Output enable, OE

When the $\overline{\text{OE}}$ input is HIGH, the four three-state receiver outputs are in the high-impedance state.

Parity Output Function Table

BE	ODD PARITY OUTPUT
L	ODD = $A_0 \oplus A_1 \oplus A_2 \oplus A_3$
H	ODD = $Q_0 \oplus Q_1 \oplus Q_2 \oplus Q_3$

