

Quad Three-State Bus Transceiver With Interface Logic 2917

151602

Features/Benefits

- Quad high-speed LSI bus-transceiver
- Three-state bus driver
- D-type register on driver
- Bus driver output can sink 40mA at 0.5V max
- Internal odd 4-bit parity checker/generator
- Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12mA
- Advanced low-power Schottky processing
- 100% reliability assurance testing in compliance with MIL-STD-883
- 3.5V minimum output high voltage for direct interface to MOS microprocessors

Description

The 2917 is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops. The flip-flop outputs are connected to four three-state bus drivers. Each bus driver is internally connected to the input of a receiver. The four receiver outputs drive four D-type latches, that feature three-state outputs. The device also contains a four-bit odd parity checker/generator.

The LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The three-state bus output can sink up to 40mA at

PART NUMBER	PACKAGE	TEMPERATURE RANGE
2917NC ✓	N20	0°C to +70°C
2917JC ✓	J20	0°C to +70°C
2917JM ✓	J20	-55°C to +125°C
2917FM* ✓	F20	-55°C to +125°C


*Available on special order

0.5V maximum. The bus enable input (\overline{BE}) is used to force the driver outputs to the high-impedance state. When \overline{BE} is HIGH, the driver is disabled.

The input register consists of four D-type flip-flops with a buffered common clock. The buffered common clock (DRCP) enters the A_j data into this drive register on the LOW-to-HIGH transition.

Data from the A input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (\overline{RLE}) input. When the \overline{RLE} input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and \overline{OE} LOW). When the \overline{RLE} input is HIGH, the latch will close and retain the present

Logic Diagram




data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control (\overline{OE}) input. When \overline{OE} is HIGH, the receiver outputs are in the high-impedance state.


The 2917 features a built-in 4-bit odd parity checker/generator. The bus enable input (BE) controls whether the parity output is

in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the A field data input to the driver register. When \overline{BE} is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the high-impedance state, the BUS parity is checked.

Pin Configuration



Logic Symbol



V_{CC} = Pin 20
 GND_1 = Pin 5
 GND_2 = Pin 15

Absolute Maximum Ratings

Storage temperature	-65°C to +150°C
Temperature (ambient) under bias	-55°C to +125°C
Supply voltage to ground potential	-0.5V to +7V
DC voltage applied to outputs for HIGH output state	-0.5V to + V_{CC} max.
DC input voltage	-0.5V to +5.5V
DC output current, into outputs (except bus)	30mA
DC output current, into bus	100mA
DC input current	-30mA to +5.0mA

Bus Input/Output Characteristics Over Operating Temperature Range


SYMBOL	PARAMETER	TEST CONDITIONS ¹	MILITARY $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ V_{CC} MIN = 4.50V V_{CC} MAX = 5.50V			COMMERCIAL $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$ V_{CC} MIN = 4.75V V_{CC} MAX = 5.25V			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{OL}	Bus output LOW voltage	$V_{CC} = \text{MIN}$	$I_{OL} = 24\text{mA}$		0.4		0.4		V
			$I_{OL} = 40\text{mA}$		0.5		0.5		
V_{OH}	Bus output HIGH voltage	$V_{CC} = \text{MIN}$	$I_{OH} = -20\text{mA}$		2.4		2.4		V
I_O	Bus leakage current (high impedance)	$V_{CC} = \text{MAX}$ Bus enable = 2.4V	$V_O = 0.4\text{V}$		-200		-200		μA
			$V_O = 2.4\text{V}$		50		50		
			$V_O = 4.5\text{V}$		100		100		
I_{OFF}	Bus leakage current (power OFF)	$V_O = 4.5\text{V}$ $V_{CC} = 0\text{V}$			100		100		μA
V_{IH}	Receiver input HIGH threshold	Bus enable = 2.4V			2.0		2.0		V
V_{IL}	Receiver input LOW threshold	Bus enable = 2.4V			0.8		0.8		V
I_{SC}	Bus output short Circuit current	$V_{CC} = \text{MAX}$ $V_O = 0\text{V}$	-50	-85	-130	-50	-85	-130	mA

Electrical Characteristics Over Recommended Operating Range

MILITARY			COMMERCIAL		
$T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$			$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$		
$V_{CC} \text{ MIN} = 4.50\text{V}$			$V_{CC} \text{ MIN} = 4.75\text{V}$		
$V_{CC} \text{ MAX} = 5.50\text{V}$			$V_{CC} \text{ MAX} = 5.25\text{V}$		
MIN	TYP ²	MAX	MIN	TYP ²	MAX

SYMBOL	PARAMETER	TEST CONDITIONS ¹		MILITARY			COMMERCIAL			UNIT
				MIN	TYP ²	MAX	MIN	TYP ²	MAX	
V_{OH}	Receiver output HIGH voltage	$V_{CC} = \text{MIN}$ $V_{IN} = V_{IL}$ or V_{IH}	$I_{OH} = -1.0\text{mA}$	2.4	3.4					V
			$I_{OH} = -2.6\text{mA}$			2.4	3.4			
		$V_{CC} = 5.0\text{V}$, $I_{OH} = -100\mu\text{A}$	3.5		3.5					
V_{OH}	Parity output HIGH voltage	$V_{CC} = \text{MIN}$, $I_{OH} = -660\mu\text{A}$ $V_{IN} = V_{IH}$ or V_{IL}		2.5	3.4		2.7	3.4		V
V_{OL}	Output LOW voltage (except bus)	$V_{CC} = \text{MIN}$ $V_{IN} = V_{IL}$ or V_{IH}	$I_{OL} = 4\text{mA}$		0.27	0.4		0.27	0.4	V
			$I_{OL} = 8\text{mA}$		0.32	0.45		0.32	0.5	
			$I_{OL} = 12\text{mA}$		0.37	0.5		0.37	0.5	
V_{IH}	Input HIGH level (except bus)	Guaranteed input logical HIGH for all inputs		2.0			2.0			V
V_{IL}	Input LOW level (except bus)	Guaranteed input logical LOW for all inputs					0.8			V
V_I	Input clamp voltage (except bus)	$V_{CC} = \text{MIN}$, $I_{IN} = -18\text{mA}$					-1.2			V
I_{IL}	Input LOW current (except bus)	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4\text{V}$	$\overline{B\overline{E}}$, \overline{RLE}			-0.72		-0.72		mA
			All other inputs			-0.36		-0.36		
I_{IH}	Input HIGH current (except bus)	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7\text{V}$				20		20		μA
I_I	Input HIGH current (except bus)	$V_{CC} = \text{MAX}$, $V_{IN} = 7.0\text{V}$				100		100		μA
I_{SC}	Output short circuit current (except bus)	$V_{CC} = \text{MAX}$				-30		-85		mA
I_{CC}	Power supply currents	$V_{CC} = \text{MAX}$, all inputs = GND				63		95		mA
I_O	Off-state output current (receiver outputs)	$V_{CC} = \text{MAX}$.	$V_O = 2.4\text{V}$			20		20		μA
			$V_O = 0.4\text{V}$			-20		-20		

Input/Output Current Interface Conditions




Note: Actual current flow direction shown.

Switching Characteristics
Over Recommended Operating Temperature Range

SYMBOL	PARAMETER	TEST CONDITIONS	MILITARY TA = -55°C to +125°C VCC MIN = 4.50V VCC MAX = 5.50V MIN TYP2 MAX			COMMERCIAL TA = 0°C to +70°C VCC MIN = 4.75V VCC MAX = 5.25V MIN TYP2 MAX			UNIT
			MIN	TYP2	MAX	MIN	TYP2	MAX	
t _{PHL}	Driver clock (DRCP)	CL(bus) = 50pF RL(bus) = 50Ω	21	36	21	32	ns		
t _{PLH}	to bus		21	36	21	32			
t _{ZH} , t _{ZL}	Bus enable (BE) to bus		13	26	13	23			
t _{HZ} , t _{LZ}		13	26	13	23				
t _s	A data inputs	CL = 15pF RL = 2.0kΩ	23		20		ns		
t _h			8.0		6.0				
t _{PW}	Clock pulse width (HIGH)		20		17		ns		
t _{PLH}	Bus to receiver output		18	30	18	27	ns		
t _{PHL}	(latch enabled)		18	30	18	27			
t _{PLH}	Latch enable to		21	30	21	27	ns		
t _{PHL}	receiver output		21	30	21	27			
t _s	Bus to latch enable (RLE)		17		14		ns		
t _h			6.0		4.0				
t _{PLH}	A data to odd parity out (driver enabled)		21	36	21	32	ns		
t _{PHL}	Bus to odd parity out (driver inhibit)		21	36	21	32			
t _{PLH}	Latch enable (RLE) to odd parity output		21	36	21	32	ns		
t _{PHL}	Output control to output	14	26	14	23				
t _{ZH} , t _{ZL}	Output control to output	14	26	14	23	ns			
t _{HZ} , t _{LZ}		14	26	14	23				

- Notes: 1. For conditions shown as MIN, or MAX, use the appropriate value specified under Electrical Characteristics for the applicable device type.
 2. Typical limits are at VCC = 5.0V, 25°C ambient and maximum loading.
 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

Standard Test Load Circuit



Function Table

INPUTS					INTERNAL TO DEVICE		BUS	OUTPUT	FUNCTION
A _i	DRCP	\overline{BE}	\overline{RLE}	\overline{OE}	D _i	Q _i	BUS _i	R _i	
X	X	H	X	X	X	X	Z	X	Driver output disable
X	X	X	X	H	X	X	X	Z	Receiver output disable
X	X	H	L	L	X	L	L	H	Driver output disable and receive data via Bus input
X	X	H	L	L	X	H	H	L	
X	X	X	H	X	X	NC	X	X	Latch received data
L	↑	X	X	X	L	X	X	X	Load driver register
H	↑	X	X	X	H	X	X	X	
X	L	X	X	X	NC	X	X	X	No driver clock restrictions
X	H	X	X	X	NC	X	X	X	
X	X	L	X	X	L	X	H	X	Drive Bus
X	X	L	X	X	H	X	L	X	

H = HIGH

Z = High Impedance

X = Don't Care

i = 0, 1, 2, 3

L = LOW

NC = No Change

↑ = LOW-to-HIGH Transition

Definition of Functional Terms

Driver clock pulse, DRCP

Clock pulse for the driver register.

Bus enable, \overline{BE}

When the bus enable is LOW, the four drivers are in the high impedance state.

Driver outputs and receiver inputs, BUS₀, BUS₁, BUS₂, BUS₃

Four driver outputs and receiver inputs (data is inverted).

Receiver outputs, R₀, R₁, R₂, R₃

The four receiver outputs. Data from the bus is inverted while data from the A or B inputs is non-inverted.

Receiver latch enable, \overline{RLE}

When \overline{RLE} is LOW, data on the BUS inputs is passed through the receiver latches. When \overline{RLE} is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.

Odd parity output, ODD

Generates parity with the driver enabled, checks parity with the driver in the high-impedance state.

Output enable, \overline{OE}

When the \overline{OE} input is HIGH, the four three-state receiver outputs are in the high-impedance state.

Parity Output Function Table

\overline{BE}	ODD PARITY OUTPUT
L	ODD = A ₀ ⊕ A ₁ ⊕ A ₂ ⊕ A ₃
H	ODD = Q ₀ ⊕ Q ₁ ⊕ Q ₂ ⊕ Q ₃