LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
Α	Changes in accordance with NOR 5962-R072-97. – jak	96-11-25	Monica L. Poelkin
В	Incorporate NOR and update boilerplate to latest MIL-PRF-38535 requirements. – CFS	01-06-11	Thomas M. Hess
С	Update boilerplate to MIL-PRF-38535 requirements and to include the radiation hardness boilerplate paragraphs. Add appendix A to the document. Change voltage level testing designations in switching waveforms and test circuit, figure 4 LTG	07-10-04	Thomas M. Hess
D	Add device types 02 and 03 jak	08-03-27	Thomas M. Hess
E	Change footnote 6 in section 1.5, herein jak	08-12-03	Thomas M. Hess
F	To change RHA level "H" to "G" for device type 01. Update radiation features in section 1.5 and table IB. Update boilerplate paragraphs to current requirements of MIL-PRF-38535 - MAA	11-03-11	David J. Corbett
G	Add footnote 5 to figure 4. Add equivalent test circuit to figure 4 jak	12-07-09	Thomas M. Hess
Н	Update quiescent supply current (I _{DDQ}) limit to table IA MAA	17-10-30	Thomas M. Hess




REV																					
SHEET																					
REV	Н	Н	Н	Н	Н	Ι	Н	Н	Н	Н	Η										
SHEET	15	16	17	18	19	20	21	22	23	24	25										
REV STATUS				REV	′		Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14	
PMIC N/A	PMIC N/A			PREI	PAREC	BY															
					Th	nanh V	. Nguye	en		DLA LAND AND MARITIME					E						
STANDARD		CHE	CKED	BY				COLUMBUS, OHIO 43218-3990													
	MICROCIRCUIT DRAWING				TI	nanh V	. Nguye	en		http://www.landandmaritime.dla.mil											
				APP	ROVE	D BY															
THIS DRAWIN FOR US DEPAR	SE BY	ALL	BLE	Monica L. Poelking				MICROCIRCUIT, DIGITAL, ADVANCED CMOS, RADIATION HARDENED QUADRUPLE 2-INPUT NOR GATE, TTL COMPATIBLE INPUTS, MONOLITHIC SILICON													
AND AGEN DEPARTMEN	-			DRAWING APPROVAL DATE																	
	AMSC N/A					96-0	5-13														
AMS			REVI	ISION I	EVEL				SI	ZE	CA	GE CO	DE			5062	0654	<u> </u>			
						H	1			A 67268 5962-96515						ົວ					
							S	SHEET	1	OF 2	25										

DSCC FORM 2233 APR 97

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54ACTS02	Radiation hardened, quadruple 2-input NOR gate, TTL compatible inputs
02	54ACTS02E	Enhanced, radiation hardened, quadruple 2-input NOR gate, TTL compatible inputs
03	54ACTS02E	Enhanced, radiation hardened, quadruple 2-input NOR gate, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
С	GDIP1-T14 or CDIP2-T14	14	Dual-in-line
X	CDFP3-F14	14	Flat pack

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96515		
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 2		

1.3 Absolute maximum ratings. 1/2/3/	
Supply voltage range (V _{DD})	0.3 V dc to V _{DD} + 0.3 V dc +0.3 V dc to V _{DD} + 0.3 V dc ±10 mA +150 mA65°C to +150°C +300°C See MIL-STD-1835 15.5°C/W +175°C
Device type 02 and 03	3.2 W <u>4</u> /
1.4 Recommended operating conditions. 2/ 3/	
Supply voltage range (V_{DD}): Device type 01 Device type 02 and 03 Input voltage range (V_{IN}) Output voltage range (V_{OUT}) Case operating temperature range (T_{C}) Maximum input rise or fall time at $V_{DD} = 4.5 \text{ V } (t_r, t_f)$	
1.5 Radiation features. 7/	
Maximum total dose available: Device type 01 (dose rate = 50 – 300 Rad (Si)/s) Device type 02 (effective dose rate = 1 Rad (Si)/s) Device type 03 (dose rate = 50 – 300 Rad (Si)/s) Single event phenomenon (SEP): Device type 01:	1M Rad (Si) 6/
No SEU occurs at effective LET (see 4.4.4.4)	
No SEU occurs at effective LET (see 4.4.4.4) No SEL occurs at effective LET (see 4.4.4.4) Dose rate induced upset (20 ns pulse) Dose rate induced latch-up Dose rate survivability	
Stresses above the absolute maximum rating may cause permanent damag maximum layels may degrade performance and effect reliability.	e to the device. Extended operation at

- at the maximum levels may degrade performance and affect reliability.
- Unless otherwise specified, all voltages are referenced to Vss.
- The limits for the parameters specified herein shall apply over the full specified V_{DD} range and case temperature range of -55°C to +125°C unless otherwise specified.
- Per MIL-STD-883 method 1012.1 section 3.4.1, PD (Package) = (TJ(max) TC (max)) .
- Derate system propagation delays by difference in rise time to switch point for $t_{\rm f}$ or $t_{\rm f} > 1$ ns/V.
- Device type 02 is irradiated at dose rate = 50 300 Rad (Si)/s in accordance with MIL-STD-883, method 1019, condition A, and is guaranteed to a maximum total dose specified. The effective dose rate after extended room temperature anneal = 1 Rad (Si)/s per MIL-STD-883, method 1019, condition A, section 3.11.2. The total dose specification for these devices only applies to the specified effective dose rate, or lower, environment.
- Radiation testing is performed on the standard evaluation circuit (SEC).
- Limits are guaranteed by design or process, but not production tested unless specified by the customer through the purchase order or contract.
- This limit is applicable for device type 01, 02, and 03 with V_{DD} ≥ 4.5 V. Device types 02 and 03 do not meet this limit at $V_{DD} < 4.5 V.$

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96515
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 3

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://quicksearch.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents are the issues of the documents cited in the solicitation or contract.

ASTM INTERNATIONAL (ASTM)

ASTM F1192- Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of Semiconductor Devices.

(Copies of this document is available online at http://www.astm.org/ or from ASTM International, P. O. Box C700, 100 Barr Harbor Drive, West Conshohocken, PA 19428-2959).

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
 - 3.1.1 Microcircuit die. For the requirements for microcircuit die, see appendix A to this document.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.4 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
 - 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96515
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 4

- 3.2.6 <u>Irradiation test connections</u>. The irradiation test connections shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing and acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DLA Land and Maritime -VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 36 (see MIL-PRF-38535, appendix A).

STANDARD
MICROCIRCUIT DRAWING

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-96515
	REVISION LEVEL H	SHEET 5

	TABLE IA. <u>Electrical performance characteristics</u> .							
Test	Symbol	Test conditions 1/2/	Device	V _{DD}	Group A subgroups	Limi	Unit	
		-55°C ≤ T _C ≤ +125°C unless otherwise specified	type		subgroups	Min	Max	
Low level input voltage	V _{IL}		02, 03	3.0 V and 3.6 V	1, 2, 3		0.8	V
			All	4.5V and 5.5V	1, 2, 3		0.8	
High level input voltage	ViH		02, 03	3.0 V and 3.6 V	1, 2, 3	2.0		V
			All	4.5V and 5.5V	1, 2, 3	0.5 V _{DD}		
High level output voltage	V _{OH}	For all inputs affecting output under test, V _{IN} = V _{DD} or V _{SS} For all other inputs, V _{IN} = V _{DD} or V _{SS} I _{OH} = -6 mA	02, 03	3.0 V	1, 2, 3	2.4		V
		For all inputs affecting output under test, $V_{IN} = V_{DD}$ or V_{SS} For all other inputs, $V_{IN} = V_{DD}$ or V_{SS} $I_{OH} = -8$ mA	All	4.5V	1, 2, 3	3.15		
Low level output voltage	out Vol	For all inputs affecting output under test, $V_{IN} = V_{DD}$ or V_{SS} For all other inputs, $V_{IN} = V_{DD}$ or V_{SS} $I_{OL} = +6$ mA	02, 03	3.0 V and 3.6 V	1, 2, 3		0.4	V
		For all inputs affecting output under test, V _{IN} = V _{DD} or V _{SS} For all other inputs, V _{IN} = V _{DD} or V _{SS} I _{OL} = +8 mA	All	4.5 V	1, 2, 3		0.4	
Input current high	Іін	For input under test, V _{IN} = V _{DD} For all other inputs, V _{IN} = V _{DD} or V _{SS}	All	5.5 V	1, 2, 3		+1.0	μА

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96515
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 6

Test	Symbol	Test condi	tions <u>1</u> / <u>2</u> /	Device	V_{DD}	Group A	l imi	ts 3/	Unit
100.	- Cymbol	-55°C ≤ T ₀	c ≤ +125°C wise specified	type	• 55	subgroups	Min	Max	
Input current low	Iı∟	For input under te For all other input V _{IN} = V _{DD} or V _{SS}		All	5.5 V	1, 2, 3		-1.0	μА
Output current (sink)	I _{OL1} <u>4</u> /	V _{IN} = V _{DD} or V _{SS} V _{OL} = 0.4 V		All	4.5 V and 5.5 V	1, 2, 3	8.0		mA
	I _{OL2} <u>4</u>	V _{IN} = V _{DD} or V _{SS} V _{OL} = 0.4 V		02, 03	3.0 V and 3.6 V	1, 2, 3	6.0		
Output current (source)	I _{ОН1} <u>4</u> /	$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{OH} = 0.4 \text{ V}$		All	4.5 V and 5.5 V	1, 2, 3	-8.0		mA
	I _{ОН2} <u>4</u>	V _{IN} = V _{DD} or V _{SS} V _{OH} = 0.4 V		02, 03	3.0 V and 3.6 V	1, 2, 3	-6.0		
Quiescent supply	I _{DDQ}	V _{IN} = V _{DD} or V _{SS}		All	5.5 V	1, 2, 3		10.0	μΑ
current		VIN = VDD or VSS	Max rated RHA	01	5.5 V	1		50.0	
		$V_{IN} = V_{DD}$ or V_{SS}	Max rated RHA	02	5.5 V	1		130.0	
		V _{IN} = V _{DD} or V _{SS}	Max rated RHA	03	5.5 V	1		50.0	
Quiescent supply current delta, TTL levels	Δl _{DDQ} <u>5</u> /	For input under te V _{IN} = V _{DD} -2.1 V For all other input V _{IN} = V _{DD} or V _{SS}		All	5.5 V	1, 2, 3		1.6	mA
Short circuit output current	l _{OS1} 6/ <u>7</u> /	Vout = V _{DD} and V	SS	01	4.5 V and 5.5 V	1, 2, 3	-200	+200	mA
	l _{OS2} 6/ <u>7</u> /			02, 03	3.0 V and 3.6 V	1, 2, 3	-100	+100	
Input capacitance	Cin	f = 1 MHz, see 4.4	1.1c	All	0.0 V	4		15.0	pF
Output capacitance	Соит	f = 1 MHz, see 4.4	1.1c	All	0.0 V	4		15.0	pF
Switching power dissipation	P _{SW} <u>8</u> /	$C_L = 50pF$, per sw	ritching output	02, 03	3.0 V and 3.6 V	4, 5, 6		0.5	mW MH:
				01	4.5 V	4, 5, 6	-	1.8	
				02, 03	and 5.5 V	4, 5, 6		1.0	

See footnotes on next sheet.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96515
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 7

TABLE IA. Electrical performance characteristics - Continued.

Test	Symbol	-55°C ≤ T _C ≤ +125°C	Device type	V_{DD}	Group A subgroups	Limi	ts <u>3</u> /	Unit
		unless otherwise specified	1,750		ou.og.oupo	Min	Max	
Functional test	<u>9</u> /	V _{IH} = 0.7 V _{DD} , V _{IL} = 0.3 V _{DD} See 4.4.1b	02, 03	3.0 V and 3.6 V	7, 8	L	Н	
			All	4.5 V and 5.5 V	7, 8	L	Н	
Propagation delay time, An or Bn to Yn	t _{PLH} <u>10</u> /	C _L = 50pF minimum See figure 4	02, 03	3.0 V and 3.6 V	9, 10, 11	1.0	15.0	ns
			01	4.5 V	9, 10, 11	1.0	11.0	
			02, 03	and 5.5 V	9, 10, 11	1.0	9.0	
	t _{PHL} 10/	C _L = 50pF minimum See figure 4	02, 03	3.0 V and 3.6 V	9, 10, 11	1.0	17.0	ns
			01	4.5 V	9, 10, 11	1.0	13.0	
			02, 03	and 5.5 V	9, 10, 11	1.0	9.0	

- 1/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table IA herein. Output terminals not designated shall be high level logic, low level logic, or open, except for the I_{DD} tests, the output terminals shall be open. When performing the I_{DD} and ΔI_{DD} tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- Device types 01 and 03 RHA parts supplied to this drawing have been characterized through all levels M, D, P, L, R, F and G of irradiation. However, device types 01 and 03 are only tested at the "G" level. Device type 02 RHA parts supplied to this drawing have been characterized through all levels M, D, P, L, R, F, G and H of irradiation. However, device type 02 is only tested at the "H" level. Device type 02 is irradiated at dose rate = 50 300 Rad (Si)/s in accordance with MIL-STD-883, method 1019, condition A, and is guaranteed to a maximum total dose specified. The effective dose rate after extended room temperature anneal = 1 Rad (Si)/s per MIL-STD-883, method 1019, condition A, section 3.11.2. The total dose specification for this device only applies to the specified effective dose rate, or lower, environment.

Each device type supplied to this drawing is guaranteed to comply with specification table IA through all RHA levels up to, and including, the maximum RHA level listed in section 1.5 Radiation features. Pre and post irradiation values are identical unless otherwise specified in table IA. When performing post irradiation electrical measurements for any RHA level, T_A=+25°C.

- 3/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND, or V_{SS}, and the direction of current flow respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- 4/ This test is guaranteed based on characterization data but not tested.
- This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at $V_{IN} = V_{DD}$ 2.1 V (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times 1.6 mA; and the preferred method limits are guaranteed. For the preferred method, a minimum of one input shall be tested. All other inputs shall be guaranteed, if not tested, to the limits specified in table IA, herein.
- 6/ This parameter is supplied as a design limit but is not guaranteed or tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96515
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 8

TABLE IA. Electrical performance characteristics - Continued.

- 7/ No more than one output should be shorted at a time for a maximum duration of one second.
- 8/ This value is calculated during the design/qualification process and supplied as a design limit but is not tested.
- The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. For V_{OUT} measurements, $L \le 0.5$ V and $H \ge 4.0$ V and are tested at $V_{DD} = 4.5$ V and 5.5 V for device type 01, and $L \le 0.5$ V and $H \ge 2.5$ V and are tested at $V_{DD} = 3.0$ V and $V_{DD} = 5.5$ V for device types 02 and 03. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: $V_{IH} = V_{IH}(min) + 20\%$, -0%; $V_{IL} = V_{IL}(max) + 0\%$, -50%, as specified herein for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to $V_{IH}(min)$ and $V_{IL}(max)$.
- 10/ For propagation delay tests, all paths must be tested.

TABLE IB. SEP test limits. 1/ 2/

Device type	$V_{DD} = 4.5 \text{ V}$ for device $V_{DD} = 3.0 \text{ V}$ for device t	for device type 01 $\underline{3}$ / for device types 02 and 03 Bias $V_{DD} = 5.5$ single event latch No SEL occur		
	Effective LET no upsets [MeV/(mg/cm²)]	Maximum device cross section	effective LET 4/ 5/	
01	LET ≤ 80	6 x 10 ⁻⁹ cm ² /bit <u>6</u> /	LET ≤ 120 MeV/(mg/cm²)	
02, 03	LET ≤ 108	<u>7</u> /	LET ≤ 120 MeV/(mg/cm ²)	

- 1/ For SEP test conditions, see 4.4.4.4 herein.
- 2/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.
- 3/ Tested for upsets at worst case temperature, $T_A = +25^{\circ}C \pm 10^{\circ}C$.
- Tested at worst case temperature, $T_A = +125^{\circ}C \pm 10^{\circ}C$ for latch-up.
- 5/ Tested to a LET ≥ 120 MeV/(mg/cm²) with no latch-up (SEL).
- 6/ The bit error cross section is established from a "hard" D flip-flop that is based on the Weibull distribution from SEU testing, and is performed on the Standard Evaluation Circuit (SEC).
- 7/ Tested to a LET ≥ 108 MeV/(mg/cm²) with no single event upsets (SEU).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96515	
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 9	

Device types	01, 02, 03
Case outlines	C and X
Terminal number	Terminal symbol
1	Y1
2	A1
3	B1
4	Y2
5	A2
6	B2
7	Vss
8	А3
9	В3
10	Y3
11	A4
12	B4
13	Y4
14	V_{DD}

FIGURE 1. <u>Terminal connections</u>.

		Inputs		Outp	uts
Aı	า	Bn	•	/ n	
L		L		Н	
Н	l	Х		L	
Х		Н		L	

H = High voltage level L = Low voltage level X = Irrelevant

FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96515
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 10






FIGURE 3. Logic diagram.

STANDARD	SIZE		5000 00545
MICROCIRCUIT DRAWING	А		5962-96515
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 11





TEST CIRCUIT A OR EQUIVALENT

NOTES:

- 1. $V_{REF} = 1.4 V$.
- 2. $C_L = 50$ pF minimum or equivalent (includes probe and jig capacitance).
- 3. Isrc is set to -1 mA and Isnk is set to +1 mA for t_{PHL} and t_{PLH} measurements.
- 4. Input signal from pulse generator: V_{IN} = 0.0 V to 3.0 V; f \leq 10 MHz; t_r = 1.0 ns/V \pm 0.3 ns/V; t_f = 1.0 ns/V \pm 0.3 ns/V; t_r and t_f shall be measured from 0.3 V to 2.7 V and from 2.7 V to 0.3 V, respectively.
- 5. Equivalent test circuit means that DUT performance will be correlated and remain guaranteed to the applicable test circuit, above, whenever a test platform change necessitates a deviation from the applicable test circuit.

FIGURE 4. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96515
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 12

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection

- a. Tests shall be as specified in table IIA herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C_{IN} and C_{OUT} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and V_{SS} at a frequency of 1 MHz. For C_{IN} and C_{OUT}, test all applicable pins on five devices with zero failures.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96515
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	13

TABLE IIA. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1, 7, 9	1, 7, 9	1, 7, 9
Final electrical parameters (see 4.2)	1, 2, 3, 7, 8, 9, 10,11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>2</u> / <u>3</u> /
Group A test requirements (see 4.4)	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11 <u>3</u> /
Group D end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 2, 3, 7, 9
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

TABLE IIB. <u>Burn-in and operating life test delta parameters (+25°C</u>).

Parameter	Symbol	Delta Limits
Output voltage low	Vol	±100 mV
Output voltage high	V _{OH}	±100 mV

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96515	
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 14	

PDA applies to subgroups 1 and 7.
 PDA applies to subgroups 1, 7, and delta's.
 Delta limits as specified in table IIB herein shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters.

- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - b. $T_A = +125^{\circ}C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table IA at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019, condition A and as specified herein.
- 4.4.4.1.1 <u>Accelerated annealing test</u>. Accelerated annealing tests shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limit at 25° C $\pm 5^{\circ}$ C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.4.2 <u>Dose rate induced latchup testing</u>. When required by the customer, dose rate induced latchup testing shall be performed in accordance with method 1020 of MIL-STD-883 and as specified herein. Tests shall be performed on devices, (SEC) Standard Evaluation Circuit, or approved test structures at technology qualification and after any design or process changes which may affect the RHA capability of the process.
- 4.4.4.3 <u>Dose rate upset testing</u>. When required by the customer, dose rate upset testing shall be performed in accordance with method 1021 of MIL-STD-883 and herein.
 - a. Transient dose rate upset testing shall be performed at initial qualification and after any design or process changes which may effect the RHA performance of the devices. Test 10 devices with 0 defects unless otherwise specified.
 - b. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535. Device parameters that influence upset immunity shall be monitored at the wafer level in accordance with the wafer level hardness assurance plan and MIL-PRF-38535.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96515
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	15

- 4.4.4.4 <u>Single event phenomena (SEP)</u>. When specified in the purchase order or contract, SEP testing shall be performed on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test 4 devices with zero failures. ASTM F1192 may be used as a guideline when performing SEP testing. The recommended test conditions for SEP are as follows:
 - a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. $0^{\circ} \le \text{angle} \le 60^{\circ}$). No shadowing of the ion beam due to fixturing or package related effects is allowed.
 - b. The fluence shall be ≥ 100 errors or $\geq 10^7$ ions/cm².
 - c. The flux shall be between 10² and 10⁵ ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
 - d. The particle range shall be \geq 20 microns in silicon.
 - e. The upset test temperature shall be +25°C. The latch-up test temperature shall be at the maximum rated operating temperature ± 10 °C.
 - f. Bias conditions shall be defined by the manufacturer for the latch-up measurements.
 - g. For SEP test limits, see table IB herein.
 - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit V_{SS} terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime -VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime -VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96515
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	16

- 6.6 Sources of supply.
- 6.6.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime -VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime -VA.
- 6.7 <u>Additional information</u>. When specified in the purchase order or contract, a copy of the following additional data shall be supplied.
 - a. RHA test conditions of SEP.
 - b. Number of upsets (SEU).
 - c. Number of transients (SET).
 - d. Occurrence of latch-up (SEL).

STANDARD	
MICROCIRCUIT DRAWING	


DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-96515
	REVISION LEVEL H	SHEET 17

A.1 SCOPE

A.1.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QM plan for use in monolithic microcircuits, multi-chip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device Class V) are reflected in the Part or Identification Number (PIN). When available a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

A.1.2 PIN. The PIN is as shown in the following example:



A.1.2.1 RHA designator. Device classes Q and V RHA identified die shall meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.

A.1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	54ACTS02	Radiation hardened, quadruple 2-input NOR gate, TTL compatible inputs.
02	54ACTS02E	Enhanced, radiation hardened, quadruple 2-input NOR gate, TTL compatible inputs
03	54ACTS02E	Enhanced, radiation hardened, quadruple 2-input NOR gate, TTL compatible inputs

A.1.2.3 Device class designator.

Device class	Device requirements documentation
Q or V	Certification and qualification to the die requirements of MIL-PRF-38535.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96515
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 18

A.1.2.4 <u>Die Details</u>. The die details designation shall be a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

A.1.2.4.1 Die physical dimensions.

<u>Die types</u>	<u>Figure number</u>
01	A-1, B-1
02	B-1
03	B-1

A.1.2.4.2 <u>Die bonding pad locations and electrical functions</u>.

<u>Die ty</u>	<u>ypes</u>	Figure number
01		A-1, B-1
02		B-1
03		B-1
A.1.2.4.3 Interface materi	als.	
01		A-1, B-1
02		B-1

A.1.2.4.4 Assembly related information.

03

<u>Die types</u>	<u>Figure number</u>
01	A-1, B-1
02	B-1
03	B-1

- A.1.3 Absolute maximum ratings. See paragraph 1.3 herein for details.
- A.1.4 Recommended operating conditions. See paragraph 1.4 herein for details.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96515
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	19

B-1

A.2. APPLICABLE DOCUMENTS

A.2.1 <u>Government specification, standard, and handbooks</u>. The following specification, standard, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARD

MIL-STD-883 - Test Method Standard Microcircuits.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://quicksearch.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

A.2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

A.3 REQUIREMENTS

- A.3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- A.3.2 <u>Design, construction and physical dimensions</u>. The design, construction and physical dimensions shall be as specified in MIL-PRF-38535 and the manufacturer's QM plan, for device classes Q and V and herein.
 - A.3.2.1 <u>Die physical dimensions</u>. The die physical dimensions shall be as specified in A.1.2.4.1 and on figure A-1 and B-1.
- A.3.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in A.1.2.4.2 and on figure A-1 and B-1.
 - A.3.2.3 Interface materials. The interface materials for the die shall be as specified in A.1.2.4.3 and on figure A-1 and B-1.
- A.3.2.4 <u>Assembly related information</u>. The assembly related information shall be as specified in A.1.2.4.4 and figure A-1 and B-1
 - A.3.2.5 Truth table. The truth table shall be as defined in paragraph 3.2.3 herein.
 - A.3.2.6 Irradiation test connections. The irradiation test connections shall be as defined within paragraph 3.2.6 herein.
- A.3.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table IA of the body of this document.
- A.3.4 <u>Electrical test requirements</u>. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table IA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96515
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 20

- A.3.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in A.1.2 herein. The certification mark shall be a "QML" or "Q" as required by MIL-PRF-38535.
- A.3.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see A.6.4 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.
- A.3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

A.4. VERIFICATION

- A.4.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not affect the form, fit, or function as described herein.
- A.4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum, it shall consist of:
 - a. Wafer Lot acceptance for class V product using the criteria defined in MIL-STD-883, method 5007.
 - b. 100% wafer probe (see paragraph A.3.4 herein).
 - c. 100% internal visual inspection to the applicable class Q or V criteria defined in MIL-STD-883, method 2010 or the alternate procedures allowed in MIL-STD-883, method 5004.

A.4.3 Conformance inspection.

A.4.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see A.3.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table IIA herein. Group E tests and conditions are as specified in paragraphs 4.4.4 herein.


A.5. DIE CARRIER

A.5.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be in accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

A.6. NOTES

- A.6.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications, and logistics purposes.
- A.6.2 <u>Comments</u>. Comments on this appendix should be directed to DLA Land and Maritime -VA, P.O. Box 3990, Columbus, Ohio 43218-3990 or telephone (614) 692-0547.
- A.6.3 <u>Abbreviations, symbols and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
- A.6.4 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see A.3.6 herein) to DLA Land and Maritime -VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96515
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 21



Note: Pad numbers reflect terminal numbers when placed in case outlines C and X (see figure 1).

FIGURE A-1. Die bonding pad locations and electrical functions.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96515
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 22

Die physical dimensions.

Die size: 111 x 81 mils Die thickness: 17 \pm 1 mils

Interface materials.

Top metallization: Si Al Cu
Thickness 9.0kA - 12.5kÅ

Backside metallization: None

Glassivation.

Type: Nitride

Thickness: 9.0kÅ - 11.0kÅ

Substrate: Epitaxial Layer on Single Crystal Silicon

Assembly related information.


Substrate potential: Tied to V_{DD}

Special assembly instructions: Bond pad #14 (V_{DD}) first.

Do not wire bond the six probe ID pads.

FIGURE A-1. Die bonding pad locations and electrical functions – Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96515
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 23



Note: Pad numbers reflect terminal numbers when placed in case outline X (see figure 1).

FIGURE B-1. Die bonding pad locations and electrical functions.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96515
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 24

Die physical dimensions.

Die size: 111 x 81 mils Die thickness: 17 \pm 1 mils

Interface materials.

Top metallization: Si Al Cu
Thickness 9.0kÅ - 12.5kÅ

Backside metallization: None

Glassivation:

Type: Nitride

Thickness: 9.0kÅ - 11.0kÅ

Substrate: Epitaxial Layer on Single Crystal Silicon

Assembly related information.

Substrate potential: Tied to V_{SS}

Special assembly instructions: Bond pad #7 (Vss) first.

Do not wire bond the six probe ID pads.

FIGURE B-1. <u>Die bonding pad locations and electrical functions</u> – Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96515
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 25

STANDARD MICROCIRCUIT D17-10-26RAWING BULLETIN DATE: 17-10-30

Approved sources of supply for SMD 5962-96515 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at https://landandmaritimeapps.dla.mil/Programs/Smcr/

Standard microcircuit drawing PIN 1/	Vendor CAGE number	Vendor similar PIN 2/
5962H9651501Q9A	<u>3</u> /	UT54ACTS02-QDIE
5962H9651501V9A	<u>3</u> /	UT54ACTS02-VDIE
5962H9651501QCA	<u>3</u> /	UT54ACTS02PQAH
5962H9651501QCC	<u>3</u> /	UT54ACTS02PQCH
5962H9651501QXA	<u>3</u> /	UT54ACTS02UQAH
5962H9651501QXC	<u>3</u> /	UT54ACTS02UQCH
5962H9651501VCC	<u>3</u> /	UT54ACTS02PVCH
5962H9651501VCA	<u>3</u> /	UT54ACTS02PVAH
5962H9651501VXA	<u>3</u> /	UT54ACTS02UVAH
5962H9651501VXC	<u>3</u> /	UT54ACTS02UVCH
5962G9651501QXA	65342	UT54ACTS02UQAG
5962G9651501QXC	65342	UT54ACTS02UQCG
5962G9651501Q9B	65342	UT54ACTS02-QDIEG
5962G9651501VXA	65342	UT54ACTS02UVAG
5962G9651501VXC	65342	UT54ACTS02UVCG
5962G9651501V9B	65342	UT54ACTS02-VDIEG
5962H9651502Q9B	65342	UT54ACTS02E-QDIEH
5962H9651502V9B	65342	UT54ACTS02E-VDIEH
5962H9651502QXA	65342	UT54ACTS02EUQAH
5962H9651502QXC	65342	UT54ACTS02EUQCH
5962H9651502VXA	65342	UT54ACTS02EUVAH
5962H9651502VXC	65342	UT54ACTS02EUVCH
5962G9651503Q9B	65342	UT54ACTS02E-QDIEG
5962G9651503V9B	65342	UT54ACTS02E-VDIEG
5962G9651503QXA	65342	UT54ACTS02EUQAG
5962G9651503QXC	65342	UT54ACTS02EUQCG
5962G9651503VXA	65342	UT54ACTS02EUVAG
5962G9651503VXC	65342	UT54ACTS02EUVCG

- The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.
- <u>2/</u> <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE
numberVendor name
and address65342Aeroflex Colorado Sp

Aeroflex Colorado Springs, Inc 4350 Centennial Boulevard Colorado Springs, CO 80907-3486

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.