PRELIMINARY DATA SHEET

MOS INTEGRATED CIRCUIT μ PD4381162, 4381182, 4381322, 4381362

8M-BIT ZEROSB[™] SRAM PIPELINED OPERATION

Description

The μ PD4381162 is a 524,288-word by 16-bit, the μ PD4381182 is a 524,288-word by 18-bit, the μ PD4381322 is a 262,144-word by 32-bit and the μ PD4381362 is a 262,144-word by 36-bit ZEROSB static RAM fabricated with advanced CMOS technology using N-channel four-transistor memory cell.

The μ PD4381162, μ PD4381182, μ PD4381322 and μ PD4381362 are optimized to eliminate dead cycles for read to write, or write to read transitions. These ZEROSB static RAMs integrate unique synchronous peripheral circuitry, 2-bit burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single clock input (CLK).

The μ PD4381162, μ PD4381182, μ PD4381322 and μ PD4381362 are suitable for applications which require synchronous operation, high speed, low voltage, high density and wide bit configuration, such as buffer memory.

ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State ("Sleep"). In the "Sleep" state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal operation.

The μ PD4381162, μ PD4381182, μ PD4381322 and μ PD4381362 are packaged in 100-pin PLASTIC LQFP with a 1.4 mm package thickness for high density and low capacitive loading.

Features

- Single 3.3 V power supply
- Synchronous operation
- 100 percent bus utilization
- Internally self-timed write control
- Burst read / write : Interleaved burst and linear burst sequence
- Fully registered inputs and outputs for pipelined operation
- All registers triggered off positive clock edge
- 3.3 V LVTTL Compatible : All inputs and outputs
- Fast clock access time : 3.8 ns (150 MHz), 4.2 ns (133 MHz), 5.0 ns (100 MHz)
- Asynchronous output enable : /G
- Burst sequence selectable : MODE
- Sleep mode : ZZ (ZZ = Open or Low : Normal operation)
- Separate byte write enable : /BW1 /BW4 (μPD4381322, μPD4381362), /BW1 /BW2 (μPD4381162, μPD4381182)
- Three chip enables for easy depth expansion
- Common I/O using three state outputs

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

Ordering Information


Part number	Access	Clock	Core Supply	I/O	Package	Note
	Time	Frequency	Voltage	Interface		
	ns	MHz	V			
μPD4381162GF-A75	4.2	133	$\textbf{3.3}\pm\textbf{0.165}$	3.3 V LVTTL	100-pin PLASTIC	1
μPD4381162GF-A10	5.0	100			LQFP (14 $ imes$ 20)	
μPD4381182GF-A75	4.2	133				
μPD4381182GF-A10	5.0	100				
μPD4381322GF-A67	3.8	150				2
μPD4381322GF-A75	4.2	133				
μPD4381362GF-A67	3.8	150				
μPD4381362GF-A75	4.2	133				

Notes 1. Grade A75 and A10 are available in the μ PD4381162GF and μ PD4381182GF.

2. Grade A67 and A75 are available in the μ PD4381322GF and μ PD4381362GF.

Pin Configurations (Marking Side)

/xxx indicates active low signal.



Remark Refer to Package Drawing for 1-pin index mark.


Pin Identifications

[μPD4381162GF, μPD4381182GF]

Symbol	Pin No.	Description
A0 - A18	37, 36, 35, 34, 33, 32, 100, 99, 82, 81,	Synchronous Address Input
	44, 45, 46, 47, 48, 49, 50, 83, 80	
I/O1 - I/O16	58, 59, 62, 63, 68, 69, 72, 73, 8, 9, 12, 13,	Synchronous Data In,
	18, 19, 22, 23	Synchronous / Asynchronous Data Out
I/OP1, NC Note	74	Synchronous Data In (Parity),
I/OP2, NC Note	24	Synchronous / Asynchronous Data Out (Parity)
ADV	85	Synchronous Address Load / Advance Input
/CE, CE2, /CE2	98, 97, 92	Synchronous Chip Enable Input
/WE	88	Synchronous Write Enable Input
/BW1, /BW2	93, 94	Synchronous Byte Write Enable Input
/G	86	Asynchronous Output Enable Input
CLK	89	Clock Input
/CKE	87	Synchronous Clock Enable Input
MODE	31	Asynchronous Burst Sequence Select Input
		Have to tied to V_{DD} or V_{SS} during normal operation
ZZ	64	Asynchronous Power Down State Input
Vdd	14, 15, 16, 41, 65, 66, 91	Power Supply
Vss	17, 40, 67, 90	Ground
VddQ	4, 11, 20, 27, 54, 61, 70, 77	Output Buffer Power Supply
VssQ	5, 10, 21, 26, 55, 60, 71, 76	Output Buffer Ground
NC	1, 2, 3, 6, 7, 25, 28, 29, 30, 38, 39, 42, 43,	No Connection
	51, 52, 53, 56, 57, 75, 78, 79, 84, 95, 96	

Note NC (No Connection) is used in the μ PD4381162GF.

I/OP1 - I/OP2 are used in the μ PD4381182GF.



Remark Refer to Package Drawing for 1-pin index mark.

Preliminary Data Sheet M15367EJ1V0DS

[*µ*PD4381322GF, *µ*PD4381362GF]


Symbol	Pin No.	Description
A0 - A17	37, 36, 35, 34, 33, 32, 100, 99, 82, 81, 44,	Synchronous Address Input
	45, 46, 47, 48, 49, 50, 83	
I/O1 - I/O32	52, 53, 56, 57, 58, 59, 62, 63, 68, 69, 72,	Synchronous Data In,
	73, 74, 75, 78, 79, 2, 3, 6, 7, 8, 9, 12, 13,	Synchronous / Asynchronous Data Out
	18, 19, 22, 23, 24, 25, 28, 29	
I/OP1, NC Note	51	Synchronous Data In (Parity),
I/OP2, NC Note	80	Synchronous / Asynchronous Data Out (Parity)
I/OP3, NC ^{Note}	1	
I/OP4, NC ^{Note}	30	
ADV	85	Synchronous Address Load / Advance Input
/CE, CE2, /CE2	98, 97, 92	Synchronous Chip Enable Input
/WE	88	Synchronous Write Enable Input
/BW1 - /BW4	93, 94, 95, 96	Synchronous Byte Write Enable Input
/G	86	Asynchronous Output Enable Input
CLK	89	Clock Input
/CKE	87	Synchronous Clock Enable Input
MODE	31	Asynchronous Burst Sequence Select Input
		Have to tied to V_{DD} or V_{SS} during normal operation
ZZ	64	Asynchronous Power Down State Input
Vdd	14, 15, 16, 41, 65, 66, 91	Power Supply
Vss	17, 40, 67, 90	Ground
VddQ	4, 11, 20, 27, 54, 61, 70, 77	Output Buffer Power Supply
VssQ	5, 10, 21, 26, 55, 60, 71, 76	Output Buffer Ground
NC	38, 39, 42, 43, 84	No Connection

Note NC (No Connection) is used in the μ PD4381322GF.

I/OP1 - I/OP4 are used in the μ PD4381362GF.

Block Diagrams

[μPD4381162, μPD4381182]



Burst Sequence

[μPD4381162, μPD4381182]


Interleaved Burst Sequence Table (MODE = Open or VDD)

External Address	A18 - A2, A1, A0
1st Burst Address	A18 - A2, A1, /A0
2nd Burst Address	A18 - A2, /A1, A0
3rd Burst Address	A18 - A2, /A1, /A0

Linear Burst Sequence Table (MODE = Vss)

External Address	A18 - A2, 0, 0	A18 - A2, 0, 1	A18 - A2, 1, 0	A18 - A2, 1, 1
1st Burst Address	A18 - A2, 0, 1	A18 - A2, 1, 0	A18 - A2, 1, 1	A18 - A2, 0, 0
2nd Burst Address	A18 - A2, 1, 0	A18 - A2, 1, 1	A18 - A2, 0, 0	A18 - A2, 0, 1
3rd Burst Address	A18 - A2, 1, 1	A18 - A2, 0, 0	A18 - A2, 0, 1	A18 - A2, 1, 0

[µPD4381322, µPD4381362]



[μPD4381322, μPD4381362]


Interleaved Burst Sequence Table (MODE = Open or VDD)

External Address	A17 - A2, A1, A0
1st Burst Address	A17 - A2, A1, /A0
2nd Burst Address	A17 - A2, /A1, A0
3rd Burst Address	A17 - A2, /A1, /A0

Linear Burst Sequence Table (MODE = Vss)

External Address	A17 - A2, 0, 0	A17 - A2, 0, 1	A17 - A2, 1, 0	A17 - A2, 1, 1
1st Burst Address	A17 - A2, 0, 1	A17 - A2, 1, 0	A17 - A2, 1, 1	A17 - A2, 0, 0
2nd Burst Address	A17 - A2, 1, 0	A17 - A2, 1, 1	A17 - A2, 0, 0	A17 - A2, 0, 1
3rd Burst Address	A17 - A2, 1, 1	A17 - A2, 0, 0	A17 - A2, 0, 1	A17 - A2, 1, 0

State Diagram



Command	Operation
DS	Deselect
Read	New Read
Write	New Write
Burst	Burst Read, Burst Write or Continue Deselect

Remarks 1. States change on the rising edge of the clock.

2. A Stall of Ignore Clock Edge cycle is not shown in the above diagram. This is because /CKE HIGH only blocks the clock (CLK) input and does not change the state of the device.

Asynchronous Truth Table

Operation	/G	I/O
Read Cycle	L	Data-Out
Read Cycle	н	Hi-Z
Write Cycle	×	Hi-Z, Data-In
Deselected	×	Hi-Z

Remark ×: don't care

Synchronous Truth Table

Operation	/CE	CE2	/CE2	ADV	/WE	/BWs	/CKE	CLK	I/O	Address	Note
Deselected	Н	×	×	L	×	×	L	$L\toH$	Hi-Z	None	1
Deselected	×	L	×	L	×	×	L	$L\toH$	Hi-Z	None	1
Deselected	×	×	н	L	×	×	L	$L\toH$	Hi-Z	None	1
Continue Deselected	×	×	×	Н	×	×	L	$L\toH$	Hi-Z	None	1
Read Cycle / Begin Burst	L	Н	L	L	Н	×	L	$L\toH$	Data-Out	External	
Read Cycle / Continue Burst	×	×	×	н	×	×	L	$L\toH$	Data-Out	Next	
Write Cycle / Begin Burst	L	Н	L	L	L	L	L	$L\toH$	Data-In	External	
Write Cycle / Continue Burst	×	×	×	н	×	L	L	$L\toH$	Data-In	Next	
Write Cycle / Write Abort	L	Н	L	L	L	Н	L	$L\toH$	Hi-Z	External	
Write Cycle / Write Abort	×	×	×	Н	×	Н	L	$L\toH$	Hi-Z	Next	
Stall / Ignore Clock Edge	×	×	×	×	×	×	Н	$L\toH$	-	Current	2

Notes 1. Deselect status is held until new "Begin Burst" entry.

 If an Ignore Clock Edge command occurs during a read operation, the I/O bus will remain active (Low-Z). If it occurs during a write cycle, the bus will remain Hi-Z. No write operation will be performed during the Ignore Clock Edge cycle.

Remarks 1. \times : don't care

2. /BWs = L means any one or more byte write enables (/BW1, /BW2, /BW3 or /BW4) are LOW.
 /BWs = H means all byte write enables (/BW1, /BW2, /BW3 or /BW4) are HIGH.

Partial Truth Table for Write Enables

[*µ*PD4381162, *µ*PD4381182]

Operation	/WE	/BW1	/BW2
Read Cycle	Н	×	×
Write Cycle / Byte 1 (I/O [1:8], I/OP1)	L	L	Н
Write Cycle / Byte 2 (I/O [9:16], I/OP2)	L	Н	L
Write Cycle / All Bytes	L	L	L
Write Abort / NOP	L	Н	Н

 $\textbf{Remark} \ \times : \text{don't care}$

[μPD4381322, μPD4381362]

Operation	/WE	/BW1	/BW2	/BW3	/BW4
Read Cycle	Н	×	×	×	×
Write Cycle / Byte 1 (I/O [1:8], I/OP1)	L	L	Н	Н	Н
Write Cycle / Byte 2 (I/O [9:16], I/OP2)	L	Н	L	Н	Н
Write Cycle / Byte 3 (I/O [17:24], I/OP3)	L	Н	Н	L	Н
Write Cycle / Byte 4 (I/O [25:32], I/OP4)	L	Н	Н	Н	L
Write Cycle / All Bytes	L	L	L	L	L
Write Abort / NOP	L	Н	Н	Н	Н

Remark ×: don't care

ZZ (Sleep) Truth Table

ZZ	Chip Status
\leq 0.2 V	Active
Open	Active
\geq Vdd - 0.2 V	Sleep

Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	Vdd		-0.5		+4.0	V
Output supply voltage	VddQ		-0.5		Vdd	V
Input voltage	Vin		-0.5 Note		Vdd + 0.5	V
Input / Output voltage	Vi⁄o		-0.5 Note		VddQ + 0.5	V
Operating ambient temperature	TA		0		70	°C
Storage temperature	Tstg		-55		+125	°C

Note -2.0 V (MIN.) (Pulse width : 2 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended DC Operating Conditions (T_A = 0 to 70 °C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	Vdd		3.135	3.3	3.465	V
Output supply voltage	VddQ		3.135	3.3	3.465	V
High level input voltage	Vih		2.0		VddQ + 0.3	V
Low level input voltage	Vı∟		-0.3 ^{Note}		+0.8	V

Note -0.8 V (MIN.) (Pulse width : 2 ns)

DC Characteristics (T_A = 0 to 70 °C, V_{DD} = 3.3 ± 0.165 V)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit	
Input leakage current	lu	VIN (except ZZ, MODE) = 0 V to V	-2		+2	μA	
I/O leakage current	Ilo	VI/0 = 0 V to VDDQ, Outputs are di	sabled.	-2		+2	μA
Operating supply current	IDD	Device selected, Cycle = MAX.	-A67			440	mA
		$V_{\text{IN}} \leq V_{\text{IL}} \text{ or } V_{\text{IN}} \geq V_{\text{IH}},$	-A75			400	
		Ivo = 0 mA	-A10			300	
Standby supply current	lsв	Device deselected, Cycle = 0 MH	Device deselected, Cycle = 0 MHz, $V_{IN} \leq V_{IL}$ or $V_{IN} \geq V_{IH}$, All inputs are static.			30	mA
		$V_{IN} \leq V_{IL} \text{ or } V_{IN} \geq V_{IH}, \text{ All inputs ar}$					
	ISB1	Device deselected, Cycle = 0 MH			10		
		$V_{IN} \le 0.2 \text{ V or } V_{IN} \ge V_{DD} - 0.2 \text{ V},$					
		$V_{VO} \le 0.2 \text{ V}$, All inputs are static.					
	ISB2	Device deselected, Cycle = MAX				180	
		$V_{\text{IN}} \leq V_{\text{IL}} \text{ or } V_{\text{IN}} \geq V_{\text{IH}}$					
Power down supply current	Isbzz	$ZZ \ge V_{DD} - 0.2 \text{ V}, \text{ Vio} \le \text{V}_{DD}Q + 0.2 \text{ V}$			10	mA	
High level output voltage	Vон	Iон = -4.0 mA	2.4			V	
Low level output voltage	Vol	lo∟= +8.0 mA			0.4	V	

Capacitance (T_A = 25 °C, f = 1MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	$V_{IN} = 0 V$			5.0	pF
Input / Output capacitance	Cı/o	$V_{I/O} = 0 V$			7.0	pF
Clock input capacitance	Cclk	$V_{clk} = 0 V$			6.0	pF


Remark These parameters are not 100% tested.

AC Characteristics (T_A = 0 to 70 °C, V_{DD} = 3.3 ± 0.165 V)

AC Test Conditions

3.3 V LVTTL Interface

Input waveform (Rise / Fall time < 3.0 ns)




Output load condition

C∟: 30 pF

5 pF (TKHQX1, TKHQX2, TGLQX, TGHQZ, TKHQZ)

Figure1 External load at test



Remark C_{L} includes capacitances of the probe and jig, and stray capacitances.

Read and Write Cycle


Parameter		Sym	nbol	-A	67	-A	75	-A	.10	Unit	Note
				(150	MHz)	(133	MHz)	(100	MHz)		
		Standard	Alias	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Cycle time		ткнкн	TCYC	6.67	-	7.5	-	10	-	ns	
Clock access	time	TKHQV	TCD	-	3.8	-	4.2	-	5	ns	
Output enable	access time	TGLQV	TOE	-	3.8	-	4.2	-	5	ns	
Clock high to a	output active	TKHQX1	TDC1	1.5	-	1.5	-	1.5	-	ns	1, 2
Clock high to a	output change	TKHQX2	TDC2	1.5	-	1.5	-	1.5	-	ns	
Output enable	to output active	TGLQX	TOLZ	0	_	0	-	0	-	ns	1
Output disable	e to output Hi-Z	TGHQZ	TOHZ	0	3.5	0	3.5	0	3.5	ns	1
Clock high to a	output Hi-Z	TKHQZ	TCZ	1.5	4	1.5	4	1.5	4	ns	1, 2
Clock high pul	se width	TKHKL	тсн	2	_	2	-	2.5	-	ns	
Clock low puls	e width	TKLKH	TCL	2	-	2	_	2.5	_	ns	
Setup times	Address	TAVKH	TAS	2	-	2	-	2	-	ns	
	Data in	TDVKH	TDS								
	Write enable	TWVKH	TWS								
	Address advance	TADVVKH	-								
	Chip enable	TEVKH	-								
Hold times	Address	TKHAX	TAH	0.5	_	0.5	-	0.5	-	ns	
	Data in	TKHDX	TDH								
	Write enable	ткнwх	TWH								
	Address advance	TKHADVX	_								
	Chip enable	TKHEX	-								
Power down entry setup		TZZES	TZZES	5	-	5	-	5	-	ns	
Power down e	ntry hold	TZZEH	TZZEH	1	-	1	-	1	-	ns	
Power down re	ecovery setup	TZZRS	TZZRS	6	-	6	-	6	-	ns	
Power down re	ecovery hold	TZZRH	TZZRH	0	-	0	-	0	-	ns	

Notes 1. Transition is measured $\pm 200 \text{ mV}$ from steady state.

2. To avoid bus contention, the output buffers are designed such that TKHQZ (device turn-off) is faster than TKHQX1 (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because TKHQX1 is a min. parameter that is worse case at totally different conditions (0 °C, VDD max.) than TKHQZ, which is a max. parameter (worse case at 70 °C, VDD min.).

READ / WRITE CYCLE

NEC




- **Notes** 1. /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.
 - /BWs refers to /BW1, /BW2, /BW3 and /BW4. When /BWs is LOW, any one or more byte write enables (/BW1, /BW2, /BW3 or /BW4) are LOW.

16


NOP, STALL AND DESELECT CYCLE

NEC



NEC


POWER DOWN (ZZ) CYCLE




Note /WE or /CEs must be held HIGH at CLK rising edge (clock edge No.2 and No.3 in this figure) prior to power down state entry.

Package Drawing

100-PIN PLASTIC LQFP (14x20)





detail of lead end

NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	22.0±0.2
В	20.0±0.2
С	14.0±0.2
D	16.0±0.2
F	0.825
G	0.575
н	$0.32\substack{+0.08\\-0.07}$
I	0.13
J	0.65 (T.P.)
К	1.0±0.2
L	0.5±0.2
М	$0.17\substack{+0.06 \\ -0.05}$
Ν	0.10
Р	1.4
Q	0.125±0.075
R	$3^{\circ + 7^{\circ}}_{-3^{\circ}}$
S	1.7 MAX.
	S100GF-65-8ET-1

Recommended Soldering Condition

Please consult with our sales offices for soldering conditions of the μ PD4381162, 4381182, 4381322 and 4381362.

Types of Surface Mount Devices

 [MEMO]

[MEMO]

NOTES FOR CMOS DEVICES —

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

ZEROSB is a trademark of NEC Corporation.

- The information in this document is current as of April, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of customer's equipment shall be done under the full
 responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
 parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products
 developed based on a customer-designated "quality assurance program" for a specific application. The
 recommended applications of a semiconductor product depend on its quality grade, as indicated below.
 Customers must check the quality grade of each semiconductor product before using it in a particular
 application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
 (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).