
SCBS134H - SEPTEMBER 1992 - REVISED AUGUST 1997

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs


#### description

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

SN54LVT240A . . . J PACKAGE SN74LVT240A . . . DB, DW, OR PW PACKAGE (TOP VIEW)



SN54LVT240A . . . FK PACKAGE (TOP VIEW)



These devices are organized as two 4-bit buffer/line drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the devices pass data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

When  $V_{CC}$  is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVT240A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVT240A is characterized for operation from –40°C to 85°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **FUNCTION TABLE** (each buffer)


INP	JTS	OUTPUT
ŌĒ	Α	Υ
L	Н	L
L	L	Н
н	Χ	Z

## logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



SCBS134H - SEPTEMBER 1992 - REVISED AUGUST 1997

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high or power-off state, VO (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, IO: SN54LVT240A	96 mA
SN74LVT240A	128 mA
Current into any output in the high state, IO (see Note 2): SN54LVT240A	48 mA
SN74LVT240A	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T <sub>sta</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
- 3. The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions (see Note 4)

							LINUT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	2.7	3.6	٧
V <sub>IH</sub>	High-level input voltage	2	A.	2		٧	
V <sub>IL</sub>	Low-level input voltage		0.8		8.0	V	
VI	Input voltage	3	5.5		5.5	٧	
loн	High-level output current		<i>[</i>	0.4		-32	mA
loL	Low-level output current		3	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Į,	5		5	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		<b>–</b> 55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

## SN54LVT240A, SN74LVT240A 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS134H - SEPTEMBER 1992 - REVISED AUGUST 1997

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER		TEST COMPLETIONS			54LVT24	0A	SN	UNIT				
PA	RAMETER	TEST CONDITIONS			TYP†	MAX	MIN	TYP†	MAX	UNII		
V <sub>IK</sub>		I <sub>I</sub> = −18 mA			-1.2			-1.2	V			
V <sub>OH</sub>		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0	V <sub>CC</sub> -0.2			V <sub>CC</sub> -0.2				
		$V_{CC} = 2.7 \text{ V},$	I <sub>OH</sub> = –8 mA	2.4	2.4 2.4					v		
		V 0 V	I <sub>OH</sub> = -24 mA	2	2					v		
		VCC = 3 V	I <sub>OH</sub> = -32 mA				2					
		V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 100 μA		0.2				0.2			
		VCC = 2.7 V	$I_{OL} = 24 \text{ mA}$			0.5	0.5					
V <sub>OL</sub>			I <sub>OL</sub> = 16 mA		0.4 0.5 0.55				0.4	V		
VOL		V <sub>CC</sub> = 3 V	$I_{OL} = 32 \text{ mA}$						0.5	v		
		VCC = 3 V	$I_{OL} = 48 \text{ mA}$									
			$I_{OL} = 64 \text{ mA}$						0.55	5		
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	$V_{ } = 5.5 V$		Á	10			10	0		
l.	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND	V <sub>I</sub> = V <sub>CC</sub> or GND ±1					±1			
Ц	Data inputs	V <sub>CC</sub> = 3.6 V	$V_I = V_{CC}$			1		μΑ				
	Data inputs	VCC = 3.6 V	V <sub>I</sub> = 0		X.	<del>-</del> 5			<b>–</b> 5			
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$	8	7				±100	μΑ		
lozpu‡		$\frac{V_{CC}}{OE} = 0 \text{ to } 1.5 \text{ V}, V_{O} = 0.5 \text{ V to } 3 \text{ V},$ $\frac{V_{CC}}{OE} = \text{don't care}$				±100			±100	μΑ		
lozpd <sup>2</sup>	‡	$\frac{V_{CC}}{OE}$ = 1.5 V to 0, $V_{O}$ = 0	0.5 V to 3 V,			±100			±100	μΑ		
lozh		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 3 V			5			5	μΑ		
lozL		$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 0.5 V			<b>-</b> 5			<b>–</b> 5	μΑ		
lcc		V <sub>CC</sub> = 3.6 V,	Outputs high			0.19			0.19			
		$I_0 = 0$ ,	Outputs low	5			5			mA		
		V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs disabled			0.19			0.19			
		$V_{CC}$ = 3 V to 3.6 V, One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND				0.2			0.2	mA		
Ci		V <sub>I</sub> = 3 V or 0			4			4		pF		
Со		V <sub>O</sub> = 3 V or 0			7			7		pF		

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> This parameter is warranted but not production tested.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.


SCBS134H - SEPTEMBER 1992 - REVISED AUGUST 1997

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

		TO (OUTPUT)	SN54LVT240A			SN74LVT240A							
PARAMETER	FROM (INPUT)		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP <sup>†</sup>	MAX	MIN	MAX		
tPLH	А	· ·	1	3.9		4.7	1.1	2.2	3.8		4.6	ns	
tPHL		A	1	1.2	4.2		4.3	1.3	2.6	4		4.2	2
<sup>t</sup> PZH	ŌĒ	V	1	4.7		5.7	1.1	2.6	4.6		5.6	20	
tPZL		1	1.3	4.6		5.2	1.4	2.7	4.4		5	ns	
<sup>t</sup> PHZ	ŌĒ	<del></del>	ŌĒ Y	1.9	4.6	·	4.8	2	2.9	4.4		4.6	nc
<sup>t</sup> PLZ		ī		1.7	4.7		4.7	1.8	3	4.3		4.3	ns

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns.}$  tf  $\leq 2.5 \text{ ns.}$
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated