



## **Precision Clock Synthesizer** for Mobile PCs

#### **Features**

- Two copies of CPU clock with  $V_{DD}$  of 2.5V  $\pm$  5%
- 100 MHz or 66 MHz operation
- Six copies PCI clock (synchronous with CPU clock) 3.3V
- One copy of Ref. clock @ 14.31818 MHz (3.3V<sub>TTI</sub>)
- 48 MHz USB Clock, 24 MHz Super I/O clock
- I<sup>2</sup>C Serial Configuration Interface
- Spread Spectrum Modulation for CPUCLK, and PCICLK
- Low-cost 14.31818 MHz crystal oscillator input
- Power management control
- Isolated core V<sub>DD</sub>, V<sub>SS</sub> pins for noise reduction
- 28-pin SSOP and SOIC package (H28)


## **Description**

The PI6C105 is a high-speed, low-noise clock generator designed to work with the PI6C18x family of clock buffers to meet all clock needs for Mobile Intel Architecture platforms. CPU and chipset clock frequencies of 66.6 MHz and 100 MHz are supported.

Split supplies of 3.3V and 2.5V are used. The 3.3V power supply powers a portion of the I/O and the core. The 2.5V is used to power the remaining outputs. 2.5V signaling follows JEDEC standard 8-X. Power sequencing of the 3.3V and 2.5V supplies is not required.


An asynchronous PWR DWN# signal may be used to power down (or up) the system in an orderly manner.

## **Block Diagram**



## **Pin Configuration**

1



PS8316 03/15/99



## **Pin Description**

Pin	Signal Name	Qty.	Description
1	XTAL_IN	1	14.318 MHz crystal input
2	XTAL_OUT	1	14.318 MHz crystal input
3	Vsspci	1	Ground for PCI clock outputs
4	PCICLK_F	1	Free running PCI clock output
5,6,7,8,10	PCICLK[1:5]	5	PCI clock outputs, TTL compatible 3.3V
9	V <sub>DDPCI</sub>	1	Power for all PCI clock outputs (4,5,6,7,8,10)
11	V <sub>DDP</sub> 2	1	Power Supply for 24 MHz and 48 MHz outputs
	48 MHz/SPREAD#		48 MHz output or SPREAD# input. Internal pull up
12	48 MHz	1	48 MHz output for USB clock
	SPREAD#		Active lowEnable Spread Spectrum mode, default disable. This is an input sampled during power up. Becomes 48 MHz output after power up
13	V <sub>SSP</sub> 2	1	Ground for 24 MHz and 48 MHz
	24 MHz/SEL100/66#		24 MHz output or SEL100/66# input, internal pull up
14	24 MHz	1	24 MHz output for Super I/O Clock
	SEL100/66#		During power up this pin is SEL100/66# input, 24MHz output otherwise. Low = 66MHz, High = 100MHz
15	SCLK	1	Serial Clock for I <sup>2</sup> C interface. Internal Pull Up
16	S <sub>DATA</sub>	1	Serial Data for I <sup>2</sup> C interface, Internal Pull Up
17	PWR_DWN#	1	Active Lower Power Down, When active PLLs, crystal, and oscillator is off. CPUCLKs and PCICLK clocks are held low. Internal Pull Up
18	CPU_STOP#	1	Active Low. Stops all CPU clocks to low state. Internal Pull Up
19	PCI_STOP#	1	Active Low. Stops all PCICLK clocks to low state, except for PCICLK_F. Internal Pull Up
20	V <sub>SSCORE</sub>	1	Ground for chip core
21	V <sub>DDCORE</sub>	1	Power supply for chip core
22	V <sub>SSCPU</sub>	1	Ground for CPU clock outputs
23,24	CPUCLK[0:1]	2	CPU and Host clock outputs 2.5V
25	V <sub>DDCPU</sub>	1	Power supply for CPU clock outputs 2.5V
26	REF	1	Buffered crystal output
27	V <sub>DDREF</sub>	1	Power Supply for REF outputs
28	V <sub>SSREF</sub>	1	Ground for REF outputs



#### **Select Functions**

SEL100/66#	Function
0	66 MHz active
1	100 MHz active

### **Clock Enable Configuration**

CPU_STOP#	PCI_STOP#	PWR_DWN#	CPUCLK [0:1]	PCICLK [1:5]	PCICLK_F	Other Clocks	Crystal	VCO's
X	X	0	low	low	low	stopped	off	off
0	0	1	low	low	33 MHz	running	running	running
0	1	1	low	33 MHz	33 MHz	running	running	running
1	0	1	100/66 MHz	low	33 MHz	running	running	running
1	1	1	100/66 MHz	33 MHz	33 MHz	running	running	running

## 2-Wire I<sup>2</sup>C Control

The I<sup>2</sup>C interface permits individual enable/disable of each clock output and test mode enable.

The PI6C105 is a slave receiver device. It can not be read back. Sub addressing is not supported. To change one of the control bytes, all preceding bytes must be sent.

Every byte put on the  $S_{DATA}$  line must be 8-bits long (MSB first), followed by an acknowledge bit generated by the receiving device. During normal data transfers,  $S_{DATA}$  changes only when SCLK is LOW. Exceptions: A HIGH-to-LOW transition on  $S_{DATA}$  while SCLK is HIGH indicates a "start" condition. A LOW-to-HIGH transition on  $S_{DATA}$ , while SCLK is HIGH, is a "stop" condition and indicates the end of a data transfer cycle.

Each data transfer is initiated with a start condition and ended with a stop condition. The first byte after a start condition is always a 7-bit address byte followed by a read/write bit. (HIGH = read from addressed device, LOW= write to addressed device). If the device's own address is detected, PI6C105 generates an acknowledge by pulling  $S_{\rm DATA}$  line LOW during ninth clock pulse, then accepts the following data bytes until another start or stop condition is detected.

Following acknowledgment of the address byte (D2), two more bytes must be sent:

- 1. "Command Code" byte, and
- 2. "Byte Count" byte.

3

Although the data bits on these two bytes are "don't care," they must be sent and acknowledged.

# PI6C105 I<sup>2</sup>C Address Assignment

A7	A6	A5	A4	A3	A2	A1	A0
1	1	0	1	0	0	1	0

PS8316 03/15/99



**Byte 3: Modes** 

Bit#	Pup	Pin#	Name			Descrip	otion	
7	0		RSVD	Reserved				
6	0		SS1	S	pread	Spectrur	n Select	bit 1
5	0		SS0	S	pread	Spectrur	n Select	bit 0
				SS1	SSO	66M	100M	
				0	0	-0.6%	-0.6%	Default
				0	1	-1.2%	-1.0%	
				1	0	-1.8%	-1.5%	
				1	1	-2.4%	-2.0%	
4	0		RSVD	Reserved				
3	0		RSVD			Reserv	ved .	
2	0		RSVD			Reserv	ved .	
1	0		MODE1			Mode l	oit 1	
0	0		MODE0			Mode l	oit 0	
				<b>M</b> 1	<b>M</b> 0			
				0	0	Normal		
				0	1	Test Mo	ode	
				1	0	Reserve	ed	
				1	1	Tri-Stat	e	

**Byte 4: Clock Controls (1 = Enabled, 0 = Disabled)** 

			`	,
Bit #	Pup	Pin #	Name	Description
7		12	48MEN	48 MHz Enable, Default is Enable
6		14	24MEN	24 MHz Enable, Default is Enable
5			RSVD	Reserved
4	1		RSVD	Reserved
3	1		RSVD	Reserved
2		23	CPU1EN	CPUCLK1 Enable, Default is Enable
1			RSVD	Reserved
0			RSVD	Reserved



Byte 5: PCI Clock Control (1 = Enabled, 0 = Dis-

a <b>glę</b> ⊈)	Pup	Pin #	Name	Description
7		4	PCIFEN	PCI_F Enable, Default is Enable
6				Reserved
5		10	PCI5EN	PCI5 Enable, Default is Enable
4	1			Reserved
3	1	8	PCI4EN	PCI4 Enable, Default is Enable
2		7	PCI3EN	PCI3 Enable, Default is Enable
1		6	PCI2EN	PCI2 Enable, Default is Enable
0		5	PCI1EN	PCI1 Enable, Default is Enable

**Byte 6: REF Clock Control (1 = Enabled, 0 = Disabled)** 

Bit#	Pup	Pin#	Name		Desc	cription
7						
6			RSVD		Dao	erved
5	1		RSVD		Res	erved
4	1					
3		24	CPU0S1		CPU0 Driv	re Select Bit 1
2		24	CPU0S0		CPU0 Driv	re Select Bit 0
				CPU0S1	CPU0S0	
				0	0	Disable
				0	1	Low Drive
				1	0	High Drive
				1	1	Medium Drive, Default
1		1	26	RI	EFS1REF D	Orive Select Bit 1
0		1	26	RI	EFSOREF D	Orive Select Bit 0
				REFS1	REFS0	
				0	0	Disable
				0	1	Low Drive
				1	0	High Drive
				1	1	Medium Drive, Default

Note: Outputs are disabled @ low state



SEL100/66# (pin 14)	SS1 Byte3 [6]	SS0 Byte3 [5]	Down Spread	Description
0	0	0	-0.6%	66.6 MHz, -0.6% down spread
0	0	1	-1.2%	66.6 MHz, -1.2% down spread
0	1	0	-1.8%	66.6 MHz, -1.8% down spread
0	1	1	-2.4%	66.6 MHz, -2.4% down spread
1	0	0	-0.6%	100 MHz, -0.6% down spread
1	0	1	-1.0%	100 MHz, -1.0% down spread
1	1	0	-1.5%	100 MHz, -1.5% down spread
1	1	1	-2.0%	100 MHz, -2.0% down spread

# **Power Management Timing**

Cianal	Cianal State	Latency
Signal	Signal State	No. of rising edges of free running PCICLK
CPU_STOP#	0 (disabled)	1
	1 (enabled)	1
PCI_STOP#	0 (disabled)	1
	1 (enabled)	1
PWR_DWN#	1 (normal operation)	3ms
	0 (power down)	2 max.


### **Notes:**

- 1. Clock on/off latency is defined as the number of rising edges of free running PCICLKs between when the clock disable goes low/high to when the first valid clock comes out of the device.
- 2. Power-up latency is from when PWR\_DWN# goes inactive (HIGH) to when the first valid clocks are driven from the device.



CPU\_STOP#, which is an input signal used to turn off the CPU clocks for low power operation, is asserted asynchronously by the external clock control logic with the rising edge of the free running PCI clock and is internally synchronized to the external PCICLK\_F output. All other clocks continue to run while the CPU clocks are

disabled. The CPU clocks are always stopped in a low state and started guaranteeing that the high pulse width is a full pulse. CPU clock on latency is 2 or 3 CPU clocks while the CPU clock off latency is 2 or 3 CPU clocks.




#### **Notes:**

### **CPU STOP# Timing Diagram**

- 1. All timing is referenced to the CPUCLK.
- 2. The Internal label means inside the chip and is a reference only. This in fact may not be the way that the control is designed.
- 3 CPU\_STOP# is an input signal that must be made synchronous to the free running PCI\_F.
- 4. ON/OFF latency shown in the diagram is 2 CPU clocks.
- 5. All other clocks continue to run undisturbed.
- 6. PWR\_DWN# PCI\_STOP# are shown in a high state.
- 7. Diagrams shown with respect to 66 MHz. Similar operation as CPU = 100 MHz.

PCI\_STOP# is an input signal used to turn off the PCI clocks for low power operation. PCI clocks are stopped in the low state and started with a guaranteed full high pulse width. There is ONLY one rising edge of external PCICLK after the clock control logic.



#### Notes:

#### **PCI STOP# Timing Diagram**

7


- 1. All timing is referenced to the CPUCLK.
- 2. PCI\_STOP# signal is an input signal which must be made synchronous to PCI\_F output.
- 3 Internal means inside the chip.
- 4. All other clocks continiue to run undisturbed.
- 5. PWR\_DWN# CPU\_STOP# are shown in a high state.
- 6. Diagrams shown with respect to 66 MHz. Similar operation as CPU = 100 MHz.

PS8316 03/15/99



The PWR\_DWN#, which is used to place the device in a very low power state, is an asynchronous active low input. Internal clocks are stopped after the device is put in power down mode.

The power on latency is less than 3ms. PCI\_STOP# and CPU\_STOP# are "don't cares" during the power down operations. The REF clock is stopped in the LOW state as soon as possible.



#### Notes:

**PWR DWN# Timing Diagram** 

8

- 1. All timing is referenced to the CPUCLK.
- 2. The Internal label means inside the chip and is a reference only.
- 3. PWR DWN# is an asynchronous input and metastable conditions could exist. The signal is synchronized inside the part.
- 4. The Shaded sections on the VCO and the Crystal signals indicate an active clock.
- 5. Diagrams shown wth respect to 66 MHz. Similar operations as CPU = 100 MHz.

#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature—65°C to +150°C	l
Ambient Temperature with Power Applied—0°C to +70°C	l
3.3V Supply Voltage to Ground Potential	l
2.5V Supply Voltage to Ground Potential	l
DC Input Voltage –0.5V to +4.6V	l
	ı

#### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **DC Electrical Characteristics** ( $T_A = 0$ °C to +70°C)

PI6C105 Condition	$\begin{aligned} \text{Max. 2.5V Supply Consumption} \\ \text{Max. discrete cap loads,} \\ \text{V}_{DDCPU} &= 2.625 \text{V} \\ \text{All static inputs} &= \text{V}_{DD} \text{ or V}_{SS} \end{aligned}$	$\begin{aligned} \text{Max. 3.3V Supply Consumption} \\ \text{Max. discrete cap loads,} \\ \text{$V_{DD} = 3.465V$} \\ \text{All static inputs} = \text{$V_{DD}$ or $V_{SS}$} \end{aligned}$
Powerdown Mode (PWRDWN# = 0)	100μΑ	500μΑ
Active 66 MHz SEL 100/66# = 0	72mA	170mA
Active 100 MHz SEL 100/66# = 1	100mA	170mA



# **DC Operating Specifications**

Symbol	Parameters	Conditions	Min.	Max.	Units
$V_{DD} = 3.3V \pm$	5%				
V <sub>IH</sub> 3	Input high voltage	$V_{ m DD}$	2.0	V <sub>DD</sub> +0.3	
$V_{IL}3$	Input low voltage		V <sub>SS</sub> -0.3	0.8	V
${ m I}_{ m IL}$	Input leakage current	$0 < V_{\text{IN}} < V_{\text{DD}}$	-5	+5	
$V_{DD}2 = 2.5V$	± 5%				
V <sub>OH</sub> 2	Output high voltage	$I_{OH} = -1mA$	2.0		N/
V <sub>OL</sub> 2	Output low voltage	$I_{OL} = 1mA$		0.4	V
$V_{DD} = 3.3V$	± 5%				
V <sub>OH</sub> 3	Output high voltage	$I_{OH} = -1mA$	2.0		
V <sub>OL</sub> 3	Output low voltage	$I_{OL} = 1 \text{mA}$		0.4	V
$V_{DD} = 3.3V \pm$	5%				
$V_{ m POH}$	PCI Bus output high voltage	$I_{OH} = -1 \text{mA}$	2.4		**
$V_{ m POL}$	PCI Bus output low voltage	$I_{OL} = 1mA$		0.55	V
$c_{IN}$	Input pin capacitance			5	
$C_{XTAL}$	Xtal pins capacitance	13.5	18.0	22.5	pF
C <sub>OUT</sub>	Output pin capacitance			6	
L <sub>PIN</sub>	Pin Inductance			7	nН
$T_{\mathbf{A}}$	Ambient Temperature	No airflow	0	70	°C



# **Buffer Specifications**

Buffer Name	V <sub>DD</sub> Range(V)	Impedance (Ω)	Buffer Type
CPU	2.375 -2.625	13.5 - 45	Type 1
REF, 48/24 MHz	3.135 - 3.465	20 - 60	Type 3
PCI	3.135 - 3.465	12 - 55	Type 5

# **Type 1: CPU Clock Buffers (2.5V)**

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
I <sub>OHMIN</sub>	Pull-up current	$V_{OUT} = 1.0V$	-27			
I <sub>OHMAX</sub>	Pull-up current	$V_{OUT} = 2.375V$			-27	m A
IOLMIN	Pull-down current	$V_{OUT} = 1.2V$	27			mA
I <sub>OLMAX</sub>	Pull-down current	$V_{OUT} = 0.3V$			30	
t <sub>RH</sub>	2.5V Type 1 output rise edge rate	2.5V ± 5% @ 0.4V-2.0V	1		4	Vilmo
t <sub>FH</sub>	2.5V Type 1 output fall edge rate	2.5V ± 5% @ 2.0V-0.4V	1		4	V/ns

# **Type 3: REF Buffers (3.3V)**

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
IOHMIN	Pull-up current	$V_{OUT} = 1.0V$	-29			
I <sub>OHMAX</sub>	Pull-up current	$V_{OUT} = 2.375V$			-23	A
IOLMIN	Pull-down current	$V_{OUT} = 1.2V$	29			mA
I <sub>OLMAX</sub>	Pull-down current	$V_{OUT} = 0.3V$			27	
t <sub>RH</sub>	3.3V Type 3 output rise edge rate	3.3V ± 5% @ 0.4V-2.4V	0.5		2	Vilmo
t <sub>FH</sub>	3.3V Type 3 output fall edge rate	3.3V ± 5% @ 2.4V-0.4V	0.5		2	V/ns

# **Type 5: PCI Clock Buffers (3.3V)**

Symbol	Parameters	Conditions	Min.	Тур.	Max.	Units
I <sub>OHMIN</sub>	Pull-up current	$V_{OUT} = 1.0V$	-33			
IOHMAX	Pull-up current	$V_{OUT} = 3.135V$			-33	A
I <sub>OLMIN</sub>	Pull-down current	$V_{OUT} = 1.95V$	30			mA
I <sub>OLMAX</sub>	Pull-down current	$V_{OUT} = 0.4V$			38	
t <sub>RH</sub>	3.3V Type 5 output rise edge rate	3.3V ± 5% @ 0.4V-2.4V	1		4	<b>3</b> 7/
t <sub>FH</sub>	3.3V Type 5 output fall edge rate	3.3V ± 5% @ 2.4V-0.4V	1		4	V/ns



# **AC Timing**

Figure 1. Host Clock	D	66 MHz		100 MHz		
to PCI CLK Offset	Parameters	Min.	Min. Max.		Max.	Units
t <sub>HKP</sub> (2.5V)	Host CLK period	15.0	15.5	10.0	10.5	
t <sub>HKH</sub> (2.5V)	Host CLK high time	5.2		3.0		
t <sub>HKL</sub> (2.5V)	Host CLK low time	5.0		2.8		ns
t <sub>HRISE</sub> (2.5V)	Host CLK rise time	0.4	1.6	0.4	1.6	
t <sub>HFALL</sub> (2.5V)	Host CLK fall time	0.4	1.6	0.4	1.6	
t <sub>JITTER</sub> (2.5V)	Host CLK Jitter		250		250	ps
Duty Cycle (2.5V)	Measured at 1.25V	45	55	45	55	%
t <sub>HSKW</sub> (2.5V)	Host Bus CLK Skew		175		175	ps
tpZL, tpZH	Output enable delay	1.0	8.0	1.0	8.0	
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output disable delay	1.0	8.0	1.0	8.0	ns
t <sub>HSTB</sub>	Host CLK Stabilization from power-up		3		3 ms	
tpKP	PCI CLK period	30.0	∞	30.0	∞	ns
tPKPS	PCI CLK period stability		500		500	ps
tPKH	PCI CLK high time	12.0		12.0		
tPKL	PCI CLK low time	12.0		12.0		ns
tpskw	PCI Bus CLK Skew		500		500	ps
thpoffset	Host to PCI Clock Offset	1.5	4.0	1.5	4.0	ns
tPSTB	PCI CLK Stabilization from power-up		3		3	ms






Figure 1. Host Clock and PCI CLK Timing




Figure 2. Clock Output Waveforms



### **Minimum and Maximum Expected Capacitive Loads**


Clock	Min. Load	Max. Load	Units	Notes
CPU Clocks (HCLK)	10	20		1 device load, possible 2 loads
PCI Clocks (PCLK)	30	30	pF	Meets PCI 2.1 requirements
REF, 48MHz	10	20		1 device load

#### **Notes:**

- 1. Maximum rise/fall times are guaranteed at maximum specified load for each type of output buffer.
- 2. Minimum rise/fall times are guaranteed at minimum specified load for each type of output buffer.
- 3. Rise/fall times are specified with pure capacitive load as shown. Testing is done with an additional  $500\Omega$  resistor in parallel.

### **Design Guidelines to Reduce EMI**

- 1. Place series resistors and CI capacitors as close as possible to the respective clock pins. Typical value for CI is 10pF.  $R_S$  Series resistor value can be increased to reduce EMI provided that the rise and fall time are still within the specified values.
- 2. Minimize the number of "vias" of the clock traces.
- 3. Route clock traces over a continuous ground plane or over a continuous power plane. Avoid routing clock traces from plane to plane (refer to rule #2).
- 4. Position clock signals away from signals that go to any cables or any external connectors.




13

PS8316 03/15/99



# **PCB Layout Suggestion**



14

### Note:

This is only a suggested layout. There may be alternate solutions depending on actual PCB design and layout.

As a general rule, C2-C6 should be placed as close as possible to their respective V<sub>DD</sub>.

Recommended capacitor values:


C2-C6 ...... 0.1uF, ceramic

C1, C7 ..... 22uF

PS8316 03/15/99



## 28-Pin SSOP Package Data



## **Ordering Information**

P/N	Description
PI6C105H	28-pin SSOP Package

### **Pericom Semiconductor Corporation**

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com