



CYPRESS  
SEMICONDUCTOR

CY7C185A  
CY7C186A

8,192 x 8 Static R/W RAM

### Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
  - 20 ns
- Low active power
  - 990 mW
- Low standby Power
  - 220 mW
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge

### Functional Description

The CY7C185A and CY7C186A are high-performance CMOS static RAMs organized as 8192 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $CE_1$ ), an active HIGH chip enable ( $CE_2$ ), an active LOW output enable ( $OE$ ), and three-state drivers. Both devices have an automatic power-down feature ( $CE_1$ ), reducing the power consumption by over 75% when deselected. The CY7C185A is in the space saving 300-mil-wide DIP package and leadless chip carrier. The CY7C186A is in the standard 600-mil-wide package.


Writing to the device is accomplished when the chip enable one ( $CE_1$ ) and write

enable ( $WE$ ) inputs are both LOW, and the chip enable two ( $CE_2$ ) input is HIGH. Data on the eight I/O pins ( $I/O_0$  through  $I/O_7$ ) is written into the memory location specified on the address pins ( $A_0$  through  $A_{12}$ ).

Reading the device is accomplished by taking chip enable one ( $CE_1$ ) and output enable ( $OE$ ) LOW, while taking write enable ( $WE$ ) and chip enable two ( $CE_2$ ) HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the I/O pins.

The I/O pins remain in high-impedance state when chip enable one ( $CE_1$ ) or output enable ( $OE$ ) is HIGH, or write enable ( $WE$ ) or chip enable two ( $CE_2$ ) is LOW.

A die coat is used to insure alpha immunity.



### Selection Guide<sup>(1)</sup>

		7C185A-12 7C186A-12	7C185A-15 7C186A-15	7C185A-20 7C186A-20	7C185A-25 7C186A-25	7C185A-35 7C186A-35	7C185A-45 7C186A-45	7C185A-55 7C186A-55
Maximum Access Time (ns)		12	15	20	25	35	45	55
Maximum Operating Current (mA)	Military	180	170	135	125	125	125	125
Maximum Standby Current (mA)	Military	40/20	40/20	40/20	40/20	30/20	30/20	30/20

Shaded area contains advanced information.

#### Notes:

1. For commercial specifications, see the CY7C185/6 datasheet.

### Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	- 65°C to +150°C
Ambient Temperature with Power Applied	- 55°C to +125°C
Supply Voltage to Ground Potential (Pin 28 to Pin 14)	- 0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State	- 0.5V to +7.0V
DC Input Voltage	- 3.0V to +7.0V

Output Current into Outputs (Low)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

### Operating Range

Range	Ambient Temperature	V <sub>CC</sub>
Military <sup>[2]</sup>	- 55°C to +125°C	5V ± 10%

### Electrical Characteristics Over the Operating Range<sup>[3]</sup>

Parameters	Description	Test Conditions	7C185A-12 7C186A-12		7C185A-15 7C186A-15		7C185A-20 7C186A-20		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = - 4.0 mA	2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage <sup>[4]</sup>		-0.5	0.8	-0.5	0.8	-3.0	0.8	V
I <sub>Ix</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10	+10	-10	+10	-10	+10	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub> , Output Disabled	-10	+10	-10	+10	-10	+10	μA
I <sub>OS</sub>	Output Short Circuit Current <sup>[5]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		-350		-350		-300	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max. I <sub>OUT</sub> = 0 mA		180		170		135	mA
I <sub>SB1</sub>	Automatic CE <sub>1</sub> Power-Down Current	Max. V <sub>CC</sub> , CE <sub>1</sub> ≥ V <sub>IH</sub> , Min. Duty Cycle = 100%		40		40		40	mA
I <sub>SB2</sub>	Automatic CE <sub>1</sub> Power-Down Current	Max. V <sub>CC</sub> , CE <sub>1</sub> ≥ V <sub>CC</sub> - 0.3V V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V or V <sub>IN</sub> ≥ 0.3V		20		20		20	mA

Shaded area contains advanced information.

#### Notes:

- T<sub>A</sub> is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- V<sub>IL</sub> (min.) = - 3.0V for pulse durations less than 30 ns.
- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

**Electrical Characteristics** Over the Operating Range<sup>[3]</sup> (continued)

Parameters	Description	Test Conditions	7C185A-25 7C186A-25		7C185A-35, 45, 55 7C186A-35, 45, 55		Units
			Min.	Max.	Min.	Max.	
V <sub>OHI</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OHI</sub> = - 4.0 mA	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4	V
V <sub>IHI</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage <sup>[4]</sup>		- 3.0	0.8	- 3.0	0.8	V
I <sub>Ix</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	- 10	+ 10	- 10	+ 10	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub> ; Output Disabled	- 10	+ 10	- 10	+ 10	μA
I <sub>OS</sub>	Output Short Circuit Current <sup>[5]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		- 300		- 300	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA		125		125	mA
I <sub>SB1</sub>	Automatic CE <sub>1</sub> Power-Down Current	Max. V <sub>CC</sub> , CE <sub>1</sub> ≥ V <sub>IHI</sub> , Min. Duty Cycle = 100%		40		30	mA
I <sub>SB2</sub>	Automatic CE <sub>1</sub> Power-Down Current	Max. V <sub>CC</sub> CE <sub>1</sub> ≥ V <sub>CC</sub> - 0.3V V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V or V <sub>IN</sub> ≥ 0.3V		20		20	mA


**Capacitance<sup>[6]</sup>**

Parameters	Description	Test Conditions	Max.	Units
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	10	pF
C <sub>OUT</sub>	Output Capacitance		10	pF


**Notes:**

6. Tested initially and after may design or process changes that may affect these parameters.

**AC Test Loads and Waveforms**



Equivalent to: THÉVENIN EQUIVALENT



Switching Characteristics Over the Operating Range<sup>[2, 7]</sup>

Parameters	Description	7C185A-12 7C186A-12		7C185A-15 7C186A-15		7C185A-20 7C186A-20		7C185A-25 7C186A-25		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>										
t <sub>RC</sub>	Read Cycle Time	12		15		20		25		ns
t <sub>AA</sub>	Address to Data Valid		12		15		20		25	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		3		ns
t <sub>ACE1</sub>	$\overline{CE}_1$ LOW to Data Valid		12		15		20		25	ns
t <sub>ACE2</sub>	CE <sub>2</sub> HIGH to Data Valid		12		15		20		25	ns
t <sub>DOE</sub>	$\overline{OE}$ LOW to Data Valid		6		7		10		12	ns
t <sub>LZOE</sub>	$\overline{OE}$ LOW to Low Z	0		0		3		3		ns
t <sub>HZOE</sub>	$\overline{OE}$ HIGH to High Z <sup>[8]</sup>		7		8		8		10	ns
t <sub>LZCE1</sub>	$\overline{CE}_1$ LOW to Low Z <sup>[9]</sup>	3		3		5		5		ns
t <sub>LZCE2</sub>	CE <sub>2</sub> HIGH to Low Z	3		3		3		3		ns
t <sub>HZCE</sub>	$\overline{CE}_1$ HIGH to High Z <sup>[8, 9]</sup> CE <sub>2</sub> LOW to High Z		7		8		8		10	ns
t <sub>PU</sub>	$\overline{CE}_1$ LOW to Power-Up	0		0		0		0		ns
t <sub>PD</sub>	$\overline{CE}_1$ HIGH to Power-Down		12		15		20		20	ns
<b>WRITE CYCLE<sup>[10]</sup></b>										
t <sub>WC</sub>	Write Cycle Time	12		15		20		20		ns
t <sub>SCE1</sub>	$\overline{CE}_1$ LOW to Write End	8		10		15		20		ns
t <sub>SCE2</sub>	CE <sub>2</sub> HIGH to Write End	8		10		15		20		ns
t <sub>AW</sub>	Address Set-Up to Write End	9		10		15		20		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		0		ns
t <sub>PWE</sub>	$\overline{WE}$ Pulse Width	8		10		15		15		ns
t <sub>SD</sub>	Data Set-Up to Write End	6		7		10		10		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		0		ns
t <sub>LZWE</sub>	$\overline{WE}$ HIGH to Low Z	3		3		3		5		ns
t <sub>HZWE</sub>	$\overline{WE}$ LOW to High Z <sup>[8]</sup>		6		7		7		7	ns

Shaded area contains advanced information.

**Notes:**


- Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>O1</sub>/I<sub>OH</sub> and 30-pF load capacitance.
- t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady state voltage.
- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> for any given device.
- Device is continuously selected. OE,  $\overline{CE}_1$ , CE<sub>2</sub> = V<sub>IL</sub>, CE<sub>2</sub> = V<sub>HL</sub>.

Switching Characteristics Over the Operating Range<sup>2, 7)</sup>(continued)

Parameters	Description	7C185A-35 7C186A-35		7C185A-45 7C186A-45		7C185A-55 7C186A-55		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>								
t <sub>RC</sub>	Read Cycle Time	35		45		55		ns
t <sub>AA</sub>	Address to Data Valid		35		45		55	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>ACE1</sub>	$\overline{CE}_1$ LOW to Data Valid		35		45		55	ns
t <sub>ACE2</sub>	CE <sub>2</sub> HIGH to Data Valid		25		30		40	ns
t <sub>DOE</sub>	$\overline{OE}$ LOW to Data Valid		15		20		25	ns
t <sub>LZOE</sub>	$\overline{OE}$ LOW to Low Z	3		3		3		ns
t <sub>HZOE</sub>	$\overline{OE}$ HIGH to High Z <sup>[8]</sup>		12		15		20	ns
t <sub>LZCE1</sub>	$\overline{CE}_1$ LOW to Low Z <sup>[9]</sup>	5		5		5		ns
t <sub>LZCE2</sub>	CE <sub>2</sub> HIGH to Low Z	3		3		3		ns
t <sub>HZCE</sub>	$\overline{CE}_1$ HIGH to High Z <sup>[8, 9]</sup> CE <sub>2</sub> LOW to High Z		15		15		20	ns
t <sub>PU</sub>	$\overline{CE}_1$ LOW to Power-Up	0		0		0		ns
t <sub>PD</sub>	$\overline{CE}_1$ HIGH to Power-Down		20		25		25	ns
<b>WRITE CYCLE<sup>[10]</sup></b>								
t <sub>WC</sub>	Write Cycle Time	25		40		50		ns
t <sub>SCE1</sub>	$\overline{CE}_1$ LOW to Write End	25		30		40		ns
t <sub>SCE2</sub>	CE <sub>2</sub> HIGH to Write End	20		25		30		ns
t <sub>AW</sub>	Address Set-Up to Write End	25		30		40		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	$\overline{WE}$ Pulse Width	20		20		25		ns
t <sub>SD</sub>	Data Set-Up to Write End	15		15		25		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>LZWE</sub>	$\overline{WE}$ HIGH to Low Z	5		5		5		ns
t <sub>HZWE</sub>	$\overline{WE}$ LOW to High Z <sup>[8]</sup>		10		15		20	ns


### Switching Waveforms

Read Cycle No. 1 [9, 11]




C185A-7

Read Cycle No. 2 [11, 12]



C185A-8

Write Cycle No. 1 ( $\overline{WE}$  Controlled) [13, 14]




C185A-9

**Notes:**

11. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
12.  $\overline{WE}$  is HIGH for read cycle.
13. The internal write time of the memory is defined by the overlap of  $\overline{CE}_1$  LOW,  $\overline{CE}_2$  HIGH, and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
14. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .

Switching Waveforms (continued)

Write Cycle No. 2 (CE Controlled) [13, 14, 15]









C185A-10

Notes:




15. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.

Typical DC and AC Characteristics



C185A-11

Typical DC and AC Characteristics (continued)



C185A-12

Truth Table

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	Inputs/Outputs	Mode
H	X	X	X	High Z	Deselect/Power-Down
X	L	X	X	High Z	Deselect
L	H	H	L	Data Out	Read
L	H	L	X	Data In	Write
L	H	H	H	High Z	Deselect

Address Designators

Address Name	Address Function	Pin Number
A4	X3	2
A5	X4	3
A6	X5	4
A7	X6	5
A8	X7	6
A9	Y1	7
A10	Y4	8
A11	Y3	9
A12	Y0	10
A0	Y2	21
A1	X0	23
A2	X1	24



### Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
12	CY7C185A-12DMB	D22	Military
	CY7C185A-12KMB	K74	
	CY7C185A-12LMB	L54	
15	CY7C185A-15DMB	D22	Military
	CY7C185A-15KMB	K74	
	CY7C185A-15LMB	L54	
20	CY7C185A-20DMB	D22	Military
	CY7C185A-20KMB	K74	
	CY7C185A-20LMB	L54	
25	CY7C185A-25DMB	D22	Military
	CY7C185A-25KMB	K74	
	CY7C185A-25LMB	L54	
35	CY7C185A-35DMB	D22	Military
	CY7C185A-35KMB	K74	
	CY7C185A-35LMB	L54	
45	CY7C185A-45DMB	D22	Military
	CY7C185A-45KMB	K74	
	CY7C185A-45LMB	L54	
55	CY7C185A-55DMB	D22	Military
	CY7C185A-55KMB	K74	
	CY7C185A-55LMB	L54	

Speed (ns)	Ordering Code	Package Type	Operating Range
12	CY7C186A-12DMB	D16	Military
	CY7C186A-12LMB	L55	
15	CY7C186A-15DMB	D16	Military
	CY7C186A-15LMB	L55	
20	CY7C186A-20DMB	D16	Military
	CY7C186A-20LMB	L55	
25	CY7C186A-25DMB	D16	Military
	CY7C186A-25LMB	L55	
35	CY7C186A-35DMB	D16	Military
	CY7C186A-35LMB	L55	
45	CY7C186A-45DMB	D16	Military
	CY7C186A-45LMB	L55	
55	CY7C186A-55DMB	D16	Military
	CY7C186A-55LMB	L55	

Shaded area contains advanced information.

### MILITARY SPECIFICATIONS Group A Subgroup Testing

#### DC Characteristics

Parameters	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL Max.</sub>	1, 2, 3
I <sub>Ix</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>OS</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>SB1</sub>	1, 2, 3
I <sub>SB2</sub>	1, 2, 3

#### Switching Characteristics

Parameters	Subgroups
<b>READ CYCLE</b>	
t <sub>RC</sub>	7, 8, 9, 10, 11
t <sub>AA</sub>	7, 8, 9, 10, 11
t <sub>OHA</sub>	7, 8, 9, 10, 11
t <sub>ACE1</sub>	7, 8, 9, 10, 11
t <sub>ACE2</sub>	7, 8, 9, 10, 11
t <sub>DOE</sub>	7, 8, 9, 10, 11
<b>WRITE CYCLE</b>	
t <sub>WC</sub>	7, 8, 9, 10, 11
t <sub>SCE1</sub>	7, 8, 9, 10, 11
t <sub>SCE2</sub>	7, 8, 9, 10, 11
t <sub>AW</sub>	7, 8, 9, 10, 11
t <sub>HA</sub>	7, 8, 9, 10, 11
t <sub>SA</sub>	7, 8, 9, 10, 11
t <sub>PWE</sub>	7, 8, 9, 10, 11
t <sub>SD</sub>	7, 8, 9, 10, 11
t <sub>HD</sub>	7, 8, 9, 10, 11

Document #: 38-00114-A