## GD54/74LS107A


# DUAL NEGATIVE-EDGE-TRIGGERED MASTER-SLAVE J-K FLIP-FLOPS WITH CLEAR, AND COMPLEMENTARY OUTPUTS

#### **Features**

- Negative edge-triggering
- Independent input/output terminals for each flip-flop.
- Direct reset input
- Q and Q outputs

#### **Description**

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K inputs must be stable one setup time prior to the High-to-Low clock transition for predictable operation. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse. The data on the J and K inputs may change while the clock is high or low without affecting the outputs as long as setup and hold times are not violated. A low logic level on the clear input will reset the outputs regardless of the logic levels of the other inputs.




#### **Function Table**

|           | Outputs               |                  |                       |  |   |
|-----------|-----------------------|------------------|-----------------------|--|---|
| CLR       | CLK                   | J                | к                     | Q  | ā   |
| L H H H H | X<br>↓<br>↓<br>↓<br>H | X<br>L<br>H<br>L | X<br>L<br>H<br>H<br>X | L<br>Q <sub>o</sub><br>H<br>L<br>Tog<br>Q <sub>o</sub> | H<br>Q <sub>o</sub><br>L<br>H<br>ggle<br>Q <sub>o</sub> |

↓=Negative going edge of pulse

Q<sub>O</sub>=The output logic level before the indicated input conditions were

Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse.



### **Absolute Maximum Ratings**

| • | Supply voltage, V <sub>CC</sub> |      | 7V             |
|---|---------------------------------|------|----------------|
| • | Input voltage                   |      | 7V             |
|   |                                 | 54LS |                |
|   |                                 | 74LS | 0°C to 70°C    |
| • | Storage temperature range       |      | -65°C to 150°C |

## **Recommended Operating Conditions**

| SYMBOL             | PARAMETER                                     |  |     | MIN  | NOM  | MAX  | UNIT |  |
|--------------------|---|--|-----|------|------|------|------|--|
| V <sub>cc</sub>    | Supply voltage                                |  | 54  | 4.5  | 5    | 5.5  | .,   |  |
|                    |   |  | 74  | 4.75 | 5    | 5.25 | \ \  |  |
| I <sub>OH</sub>    | High-level output current 54, 74              |  |     |      | -400 | μА   |      |  |
| 1                  | Low-level output current                      |  | 54  |      |      | 4    |      |  |
| l <sub>OL</sub>    |   |  | 74  |      |      | 8    | mA   |  |
| f <sub>clock</sub> | Clock frequency                               |  |     | 0    |      | 30   | MHz  |  |
| t <sub>w</sub>     | Pulse Width/enable pulse Clock High Clear Low |  | igh | 20   |      |      | ns   |  |
|                    |   |  | w   | 25   |      |      |      |  |
| t <sub>su</sub>    | Data setup time                               |  |     | 20↓  |      |      | ns   |  |
| t <sub>h</sub>     | Data hold time                                |  |     | O↓   |      |      | ns   |  |
| T <sub>A</sub>     | Operating free-air temperature                |  | 54  | -55  |      | 125  | °C   |  |
|                    |   |  | 74  | 0    |      | 70   | ]    |  |

## Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

| SYMBOL                                 | PARAMETER                              | TES  | EST CONDITIONS        |       |     | TYP<br>(Note 1) | MAX  | UNIT |
|--|--|--|-----------------------|-------|-----|-----------------|------|------|
| V <sub>IH</sub>                        | High-level input voltage               |  |                       |       | 2   |                 |      | V    |
| VIL                                    | Low-level input voltage                |  |                       | 54    |     |                 | 0.7  | 1    |
| ······································ |  |  |                       | 74    |     |                 | 8.0  | V    |
| V <sub>IK</sub>                        | Input clamp voltage                    | V <sub>CC</sub> =Min,                        | I <sub>I</sub> = 18mA |       |     |                 | -1.5 | V    |
| V <sub>OH</sub>                        | High-level output voltage              | V <sub>CC</sub> =Min                         | V <sub>IL</sub> =Max  | 54    | 2.5 | 3.4             |      |      |
|  | Tight level output voltage             | I <sub>OH</sub> =Max                         | V <sub>IH</sub> =Min  | 74    | 2.7 | 3.4             |      | \ \  |
| V <sub>OL</sub> Low-level output       | Low-level output voltage               | V <sub>CC</sub> =Min                         | I <sub>OL</sub> =4mA  | 54,74 |     | 0.25            | 0.4  | V    |
|  | Low-level output voltage               | V <sub>IL</sub> =Max<br>V <sub>IH</sub> =Min | I <sub>OL</sub> =8mA  | 74    |     | 0.35            | 0.5  |      |
|  | Input current at maximum input voltage | V <sub>CC</sub> =Max<br>V <sub>I</sub> =7V   | J.K                   |       |     |                 | 0.1  | _    |
|  |  |  | Clear                 |       |     |                 | 0.3  | mA   |
|  |  |  | Clock                 |       |     |                 | 0.4  | 1    |
|  |  | V <sub>CC</sub> =Max<br>V <sub>I</sub> =2.7V | J.K                   |       |     |                 | 20   | μΑ   |
| t <sub>iH</sub> High                   | High-level input current               |  | Clear                 |       |     |                 | 60   |      |
|  |  |  | Clock                 |       |     |                 | 80   | 1    |
| I <sub>IL</sub> Low-le                 |  | $V_{CC} = Max$<br>$V_{I} = 0.4V$             | J,K                   | J,K   |     |                 | -0.4 |      |
|  | Low-level input current                |  | Clear                 |       |     |                 | -0.8 | mA   |
|  |  | ,  | Clock                 | Clock |     |                 | -0.8 |      |
| los                                    | Short-circuit output current           | V <sub>CC</sub> =Max<br>(Note 2)             | _                     |       | -20 | -               | -100 | mA   |
| lcc                                    | Supply current                         | V <sub>CC</sub> =Max (Note 3)                |                       |       |     | 4               | 6    | mA   |

Note 1: All typical values are at  $V_{CC}=5V$ ,  $T_A=25$  °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed  $V_o = 2.25V$  and 2.125V for 54 and 74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automate test equipment. Note 3: With all outputs open,  $I_{cc}$  is measured with the Q and  $\overline{Q}$  outputs high in turn. At the time of measurement the clock is grounded.

## Switching Characteristics, $V_{CC} = 5V$ , $T_A = 25$ °C

| PARAMETER*       | FROM (INPUT) | TO (OUTPUT)  | TEST CONDITION#                             | MIN | TYP | MAX | UNIT |
|------------------|--------------|--------------|---|-----|-----|-----|------|
| f <sub>max</sub> |              |              |   | 30  | 45  |     | MHz  |
| t <sub>PLH</sub> | Clear Q      | $C_1 = 15pF$ |   | 15  | 20  |     |      |
| t <sub>PHL</sub> |              | Q            | C <sub>L</sub> =15pF<br>R <sub>L</sub> =2kΩ |     | 15  | 20  | ns   |
| t <sub>PLH</sub> | Clock        | Q or Q       |   |     | 15  | 20  |      |
| t <sub>PHL</sub> | Olock        |              |   |     | 15  | 20  | ns   |

f<sub>max</sub>=maximum clock frequency; tested with all outputs loaded.

 $t_{\rm PLH}$ =propagation delay time, low-to-high-level output  $t_{\rm PHI}$ =propagation delay time, high-to-low-level output.

<sup>#</sup>For load circuit and voltage waveforms, see page 3-11.

# Application Example 2BIT SHIFT REGISTER

