


SN74LVC652 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

JANUARY 1993

- **Space-Saving Package Option:**
Shrink Small-Outline Package (DB)
Features EIAJ 0.65-mm Lead Pitch
- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Designed to Facilitate Incident Wave Switching for Line Impedances of 50 Ω or Greater**
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline and Thin Shrink Small-Outline Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal bus transceiver and register is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC652 consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

Output-enable (OEAB and \overline{OEBA}) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74LVC652.

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and \overline{OEBA} . In this configuration each output reinforces its input. Therefore, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

The SN74LVC652 is packaged in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN74LVC652 is characterized for operation from -40°C to 85°C .

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.


**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1993, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74LVC652
OCTAL BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

JANUARY 1993

PRODUCT PREVIEW




Figure 1. Bus-Management Functions

SN74LVC652 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

JANUARY 1993

FUNCTION TABLE


INPUTS						DATA I/O†		OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
L	H	L	L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	L	X	X	Input	Unspecified‡	Store A, hold B
H	H	↑	↑	X‡	X	Input	Output	Store A in both registers
L	X	L	↑	X	X	Unspecified‡	Input	Hold A, store B
L	L	↑	↑	X	X‡	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	L	X	H	Output	Input	Stored B data to A bus
H	H	X	X	L	X	Input	Output	Real-time A data to B bus
H	H	L	X	H	X	Input	Output	Stored A data to B bus
H	L	L	L	H	H	Output	Output	Stored A data to B bus and stored B data to A bus

† The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.

‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered in order to load both registers.

logic symbol§




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

SN74LVC652
OCTAL BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

JANUARY 1993

logic diagram (positive logic)



PRODUCT PREVIEW

SN74LVC652
OCTAL BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

JANUARY 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V_{CC}^{\dagger}	MIN	TYP	MAX	UNIT
V_{IK}		$I_I = -18 \text{ mA}$	2.7 V			-1.2	V
V_{OH}		$I_{OH} = -100 \mu\text{A}$	MIN to MAX	$V_{CC} - 0.2$			V
		$I_{OH} = -12 \text{ mA}$	2.7 V	2.2			
		$I_{OH} = -24 \text{ mA}$	3 V	2.4			
V_{OL}		$I_{OL} = 100 \mu\text{A}$	MIN to MAX			0.2	V
		$I_{OL} = 12 \text{ mA}$	2.7 V			0.4	
		$I_{OL} = 24 \text{ mA}$	3 V			0.55	
I_I		$V_I = V_{CC} \text{ or GND}$	3.6 V			± 5	μA
I_{OZ}^{\ddagger}		$V_O = V_{CC} \text{ or GND}$	3.6 V			± 10	μA
I_{CC}		$V_I = V_{CC} \text{ or GND}, I_O = 0$	3.6 V			20	μA
ΔI_{CC}		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$ Other inputs at V_{CC} or GND		One input at $V_{CC} - 0.6 \text{ V},$		500	μA
C_i	Control inputs	$V_I = V_{CC} \text{ or GND}$	3.3 V	TBD			pF
C_{io}	A or B ports	$V_O = V_{CC} \text{ or GND}$	3.3 V	TBD			pF

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

PRODUCT PREVIEW

