

# MM74HC00 Quad 2-Input NAND Gate


# **General Description**

These NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard CMOS integrated circuits. All gates have buffered outputs. All devices have high noise immunity and the ability to drive 10 LS-TTL loads. The 54HC/74HC logic family is functionally as well as pin-out compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to  $\rm V_{CC}$  and ground.

#### **Features**

- Typical propagation delay: 8 ns
- Wide power supply range: 2-6V
- Low quiescent current: 20 µA maximum (74HC Series)
- Low input current: 1 µA maximum
- Fanout of 10 LS-TTL loads

# **Connection and Logic Diagram**



Top View
Order Number MM54HC00 or MM74HC00

### **Absolute Maximum Ratings** (Notes 2, 1)

#### Supply Voltage ( $V_{CC}$ ) -0.5 to +7.0V DC Input Voltage (VIN) -1.5 to $V_{\rm CC}$ +1.5V DC Output Voltage (V<sub>OUT</sub>) -0.5 to $V_{CC}+0.5V$ Clamp Diode Current ( $I_{IK}$ , $I_{OK}$ ) ±20 mA DC Output Current, per pin $(I_{OUT})$ ±25 mA DC $V_{CC}$ or GND Current, per pin ( $I_{CC}$ ) ±50 mA Storage Temperature Range (T<sub>STG</sub>) -65°C to +150°C Power Dissipation (P<sub>D</sub>) (Note 3) 600 mW S.O. Package only 500 mW Lead Temperature (T<sub>L</sub>)

# **Operating Conditions**

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	2	6	V
DC Input or Output Voltage	0	$V_{CC}$	V
$(V_{IN}, V_{OUT})$			
Operating Temp. Range (T <sub>A</sub> )			
MM74HC	-40	+85	°C
MM54HC	-55	+125	°C
Input Rise or Fall Times			
$(t_r, t_f)$ $V_{CC}=2V$		1000	ns
V <sub>CC</sub> =4.5V		500	ns
V <sub>CC</sub> =6.0V		400	ns

### DC Electrical Characteristics (Note 4)

(Soldering 10 seconds)

Symbol	Parameter	Conditions	V <sub>cc</sub>	T <sub>A</sub> =25°C		74HC	54HC	
						T <sub>A</sub> =-40 to 85°C	T <sub>A</sub> =-55 to 125°C	Units
				Тур		Guaranteed I		
V <sub>IH</sub>	Minimum High Level		2.0V		1.5	1.5	1.5	V
	Input Voltage		4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	V
V <sub>IL</sub>	Maximum Low Level		2.0V		0.5	0.5	0.5	V
	Input Voltage		4.5V		1.35	1.35	1.35	V
	(Note 5)		6.0V		1.8	1.8	1.8	V
V <sub>OH</sub>	Minimum High Level	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>						
	Output Voltage	I <sub>OUT</sub>  ≤20 μA	2.0V	2.0	1.9	1.9	1.9	V
			4.5V	4.5	4.4	4.4	4.4	V
			6.0V	6.0	5.9	5.9	5.9	V
		V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>						
		I <sub>OUT</sub>  ≤4.0 mA	4.5V	4.2	3.98	3.84	3.7	V
		I <sub>OUT</sub>  ≤5.2 mA	6.0V	5.7	5.48	5.34	5.2	V
V <sub>OL</sub>	Maximum Low Level	V <sub>IN</sub> =V <sub>IH</sub>						
	Output Voltage	I <sub>OUT</sub>  ≤20 μA	2.0V	0	0.1	0.1	0.1	V
			4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
		$V_{IN}=V_{IH}$						
		I <sub>OUT</sub>  ≤4.0 mA	4.5V	0.2	0.26	0.33	0.4	V
		I <sub>OUT</sub>  ≤5.2 mA	6.0V	0.2	0.26	0.33	0.4	V
I <sub>IN</sub>	Maximum Input	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0V		±0.1	±1.0	±1.0	μΑ
	Current							
I <sub>cc</sub>	Maximum Quiescent	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0V		2.0	20	40	μΑ
	Supply Current	I <sub>OUT</sub> =0 μA						

260°C

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C.

Note 4: For a power supply of 5V  $\pm$ 10% the worst case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub>=5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>OZ</sub>) occur for CMOS at the higher voltage and so the 6.0V values should be used.

Note 5:  $V_{IL}$  limits are currently tested at 20% of  $V_{CC}$ . The above  $V_{IL}$  specification (30% of  $V_{CC}$ ) will be implemented no later than Q1, CY'89.

# **AC Electrical Characteristics**

 $V_{CC}$ =5V,  $T_A$ =25°C,  $C_L$ =15 pF,  $t_r$ = $t_f$ =6 ns


Symbol	Parameter	Conditions	Тур	Guaranteed	Units
				Limit	
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		8	15	ns
	Delay				

# **AC Electrical Characteristics**


 $V_{CC}$ =2.0V to 6.0V,  $C_L$ =50 pF,  $t_r$ = $t_f$ =6 ns (unless otherwise specified)


Symbol	Parameter	Conditions	V <sub>cc</sub>	T <sub>A</sub> =25°C		74HC T <sub>A</sub> =-40 to 85°C	54HC T <sub>A</sub> =-55 to 125°C	Units
· ,				Тур		Guaranteed	-	
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		2.0V	45	90	113	134	ns
	Delay		4.5V	9	18	23	27	ns
			6.0V	8	15	19	23	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Rise		2.0V	30	75	95	110	ns
	and Fall Time		4.5V	8	15	19	22	ns
			6.0V	7	13	16	19	ns
C <sub>PD</sub>	Power Dissipation	(per gate)		20				pF
	Capacitance (Note 6)							
C <sub>IN</sub>	Maximum Input			5	10	10	10	pF
	Capacitance							

Note 6:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$ .




# Physical Dimensions inches (millimeters) unless otherwise noted





# Cavity Dual-In Line Package (J) Order Number MM54HC00J Package J14A



Molded Dual-In Line Package (N) Order Number MM74HC00N Package N14A

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation Americas Customer Response Center

Tel: 1-888-522-5372

Fairchild Semiconductor

Europe Fax: +49 (0) 1 80-530 85 86 Fax: +49 (0) 1 80-530 85 86

Email: europe.support@nsc.com

Deutsch Tel: +49 (0) 8 141-35-0

English Tel: +44 (0) 1 793-85-68-56

Italy Tel: +39 (0) 2 57 5631

Fairchild Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon

Hong Kong Tel: +852 2737-7200 Fax: +852 2314-0061

National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179

www.fairchildsemi.com