

December 1996

Fast CMOS Registered Transceiver

Features

- Advanced 0.8 micron CMOS Technology
- These Devices are Pin Compatible With Bipolar FAST™ Series at a Higher Speed and Lower Power Consumption
- TTL Input and Output Levels
- Extremely Low Static Power
- Hysteresis on All Inputs

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD29FCT52ATM	-40 to 85	24 Ld SOIC	M24.3-P
CD29FCT52ATQM	-40 to 85	24 Ld QSOP	M24.15-P
CD29FCT52BTM	-40 to 85	24 Ld SOIC	M24.3-P
CD29FCT52BTQM	-40 to 85	24 Ld QSOP	M24.15-P


NOTE: QSOP is commonly known as SSOP.

When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

Description

The CD29FCT52T is an 8-bit registered transceiver designed with two 8-bit back-to-back registers to store data flowing in both directions between two bidirectional buses. Separate clock enable and three-state output enable signals are provided for each register.

Pinout




4

OCTAL 5V FCT
5V FCT 25Ω

CD29FCT52T

Functional Block Diagram



TRUTH TABLE (NOTE 1)

FUNCTION	INPUTS			INTERNAL
	D _N	CP	\overline{CE}	Q _N
Hold Data	X	X	H	NC
Load Data	L	↑	L	L
	H	↑	L	H

NOTE:

1. H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Don't Care
- Z = High Impedance
- NC = No Change
- ↑ = LOW-to-HIGH Transition

OUTPUT CONTROL TABLE

FUNCTION	\overline{OE}	INTERNAL	Y-OUTPUTS
		Q _N	CD29FCT52T
Disable Outputs	H	X	Z
Enable Outputs	L	L	L
	L	H	H

Pin Descriptions

PIN NAME	DESCRIPTION
A ₀ -A ₇	A Register Inputs or B Register Outputs
B ₀ -B ₇	B Register Inputs or A Register Outputs
CPA	Clock for A Register
CPB	Clock for B Register
$\overline{OE}A$	Output Enable for B Register
$\overline{OE}B$	Output Enable for A Register
$\overline{CE}A$	Clock Enable for A Register
$\overline{CE}B$	Clock Enable for B Register
GND	Ground
V _{CC}	Power

CD29FCT52T

Absolute Maximum Ratings

DC Input Voltage -0.5V to 7.0V
 DC Output Current 120mA

Operating Conditions

Operating Temperature Range -40°C to 85°C
 Supply Voltage to Ground Potential
 Inputs and V_{CC} Only -0.5V to 7.0V
 Supply Voltage to Ground Potential
 Outputs and D/O Only -0.5V to 7.0V

Thermal Information

Thermal Resistance (Typical, Note 2) θ_{JA} (°C/W)
 SOIC Package 75
 QSOP Package 100
 Maximum Junction Temperature 150°C
 Maximum Storage Temperature Range -65°C to 150°C
 Maximum Lead Temperature (Soldering 10s) 300°C
 (Lead Tips Only)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

- θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications

PARAMETER	SYMBOL	(NOTE 3) TEST CONDITIONS	MIN	(NOTE 4) TYP	MAX	UNITS
DC ELECTRICAL SPECIFICATIONS Over the Operating Range, T _A = -40°C to 85°C, V _{CC} = 5.0V ±5%						
Output HIGH Voltage	V _{OH}	V _{CC} = Min, V _{IN} = V _{IH} or V _{IL}	I _{OH} = -15.0mA	2.4	3.0	- V
Output LOW Voltage	V _{OL}	V _{CC} = Min, V _{IN} = V _{IH} or V _{IL}	I _{OL} = 64mA	-	0.3	0.50 V
Input HIGH Voltage	V _{IH}	Guaranteed Logic HIGH Level		2.0	-	- V
Input LOW Voltage	V _{IL}	Guaranteed Logic LOW Level		-	-	0.8 V
Input HIGH Current	I _{IH}	V _{CC} = Max	V _{IN} = V _{CC}	-	-	1 μA
Input LOW Current	I _{IL}	V _{CC} = Max	V _{IN} = GND	-	-	-1 μA
High Impedance Output Current	I _{OZH}	V _{CC} = Max	V _{OUT} = 2.7V	-	-	1 μA
	I _{OZL}		V _{OUT} = 0.5V	-	-	-1 μA
Clamp Diode Voltage	V _{IK}	V _{CC} = Min, I _{IN} = -18mA		-	-0.7	-1.2 V
Short Circuit Current	I _{OS}	V _{CC} = Max (Note 5), V _{OUT} = GND		-60	-120	- mA
Power Down Disable	I _{OFF}	V _{CC} = GND, V _{OUT} = 4.5V		-	-	100 μA
Input Hysteresis	V _H			-	200	- mV
CAPACITANCE T _A = 25°C, f = 1MHz						
Input Capacitance (Note 6)	C _{IN}	V _{IN} = 0V		-	6	10 pF
Output Capacitance (Note 6)	C _{OUT}	V _{OUT} = 0V		-	8	12 pF
POWER SUPPLY SPECIFICATIONS						
Quiescent Power Supply Current	I _{CC}	V _{CC} = Max	V _{IN} = GND or V _{CC}	-	0.1	500 μA
Supply Current per Input at TTL HIGH	ΔI _{CC}	V _{CC} = Max	V _{IN} = 3.4V (Note 7)	-	0.5	2 mA
Supply Current per Input per MHz (Note 8)	I _{CCD}	V _{CC} = Max, Outputs Open OEA or OEB = GND One Input Toggling 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND	-	0.15	0.25 mA/MHz
Total Power Supply Current (Note 10)	I _C	V _{CC} = Max, Outputs Open f _{CP} = 10MHz, 50% Duty Cycle OEA or OEB = GND f _I = 5MHz One Bit toggling	V _{IN} = V _{CC} V _{IN} = GND	-	1.5	3.5 (Note 9) mA
			V _{IN} = 3.4V V _{IN} = GND	-	2	5.5 (Note 9) mA
		V _{CC} = Max, Outputs Open f _{CP} = 10MHz, 50% Duty Cycle OEA or OEB = GND Eight Bits Toggling f _I = 2.5MHz 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND	-	3.8	7.3 (Note 9) mA
			V _{IN} = 3.4V V _{IN} = GND	-	6	16.3 (Note 9) mA


Switching Specifications Over Operating Range

PARAMETER	SYMBOL	(NOTE 11) TEST CONDITIONS	AT		BT		UNITS
			(NOTE 12) MIN	MAX	(NOTE 12) MIN	MAX	
Propagation Delay CPA, CPB, to A _N , B _N	t _{PLH} , t _{PHL}	C _L = 50 pF R _L = 500Ω	2.0	10.0	2.0	7.5	ns
Output Enable Time OE _A , OE _B , to A _N , B _N	t _{pZH} , t _{pZL}		1.5	10.5	1.5	8.0	ns
Output Disable Time OE _A , OE _B , to A _N , B _N (Note 13)	t _{PHZ} , t _{PLZ}		1.5	10.0	1.5	7.5	ns
Set-up Time HIGH or LOW, A _N , B _N to CPA, CPB	t _{SU}		2.5	-	2.5	-	ns
Hold Time HIGH or LOW, A _N , B _N to CPA, CPB	t _H		2.0	-	1.5	-	ns
Set-up Time HIGH or LOW, CE _A , CE _B to CPA, CPB	t _{SU}		3.0	-	3.0	-	ns
Hold Time HIGH or LOW, CE _A , CE _B to CPA, CPB	t _H		2.0	-	2.0	-	ns
Pulse Width HIGH or LOW, CPA or CPB (Note 13)	t _W		3.0	-	3.0	-	ns

NOTES:

- For conditions shown as Max or Min, use appropriate value specified under Electrical Specifications for the applicable device type.
- Typical values are at V_{CC} = 5.0V, 25°C ambient and maximum loading
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- This parameter is determined by device characterization but is not production tested.
- Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$
 I_{CC} = Quiescent Current
 ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)
 D_H = Duty Cycle for TTL Inputs High
 N_T = Number of TTL Inputs at D_H
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 f_I = Input Frequency
 N_I = Number of Inputs at f_I
 All currents are in milliamps and all frequencies are in megahertz.
- See test circuit and wave forms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- This parameter is guaranteed but not production tested.

Test Circuits and Waveforms



NOTE:

14. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $Z_{OUT} \leq 50\Omega$;
 $t_r, t_f \leq 2.5\text{ns}$.

FIGURE 1. TEST CIRCUIT




FIGURE 2. SETUP, HOLD, AND RELEASE TIMING

SWITCH POSITION	
TEST	SWITCH
t_{PLZ}, t_{PZL}	Closed
$t_{PHZ}, t_{PZH}, t_{PLH}, t_{PHL}$	Open

DEFINITIONS:

C_L = Load capacitance, includes jig and probe capacitance.
 R_T = Termination resistance, should be equal to Z_{OUT} of the Pulse Generator.




FIGURE 3. PULSE WIDTH




FIGURE 4. ENABLE AND DISABLE TIMING




FIGURE 5. PROPAGATION DELAY