




**SPEED/PACKAGE AVAILABILITY**

54 F,W            74 B,F  
 54LS F,W        74LS B,F

**PIN CONFIGURATION**



**BLOCK DIAGRAM**



**DESCRIPTION**

This synchronous presettable binary counter features an internal carry look-ahead for applications in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveforms.

This counter is fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. The clear function for the 54/74LS163 is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to 0000 (LLLL).



The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the Q<sub>A</sub> output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. Transitions at the enable P or T inputs are allowed regardless of the level of the clock input.

The 54/74LS163 features a fully independent clock circuit. Changes made to control inputs (enable P or T, load or clear) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

**PARAMETER MEASUREMENT INFORMATION**  
**TYPICAL CLEAR, PRESET, COUNT, AND INHIBIT SEQUENCES**


Illustrated below is the following sequence:

1. Clear outputs to zero
2. Preset to binary twelve
3. Count to thirteen, fourteen, fifteen, zero, one, and two
4. Inhibit



- NOTES:**
- The input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, duty cycle ≤ 50%, Z<sub>out</sub> ≈ 50 Ω; '163, t<sub>r</sub> ≤ 10 ns, t<sub>f</sub> ≤ 10 ns; and for 'LS160 thru 'LS163, t<sub>r</sub> ≤ 15 ns, t<sub>f</sub> ≤ 6 ns.
  - Enable P and enable T setup times are measured at t<sub>n</sub>+0.
  - V<sub>ref</sub> = 1.3 V.

**FIGURE 2—SWITCHING TIMES**




**VOLTAGE WAVEFORMS**

- NOTES:**
- The input pulses are supplied by a generator having the following characteristics: PRR ≤ 1 MHz, duty cycle ≤ 50%, Z<sub>out</sub> ≈ 50 Ω; t<sub>r</sub> ≤ 15 ns, t<sub>f</sub> ≤ 6 ns. Vary PRR to measure t<sub>max</sub>.
  - Outputs Q<sub>D</sub> and carry are tested at t<sub>n</sub>+16 where t<sub>n</sub> is the bit time when all outputs are low.
  - V<sub>ref</sub> = 1.3 V.
- Load circuit is shown at the front of the book.

**FIGURE 1—SWITCHING TIMES**

**TYPICAL APPLICATION DATA**  
**N-BIT SYNCHRONOUS COUNTERS**

This application demonstrates how the look-ahead carry circuit can be used to implement a high-speed n-bit counter. The 54/74LS163, will count in binary. Virtually any count mode (modulo-N, N<sub>1</sub>-to-N<sub>2</sub>, N<sub>1</sub>-to-maximum) can be used with this fast look-ahead circuit.



1601

SWITCHING CHARACTERISTICS  $V_{CC} = 5V, T_A = 25^\circ C$

TEST CONDITIONS			54/74			54/74LS			UNIT
			$C_L = 15pF$ $R_L = 400\Omega$			$C_L = 15pF$ $R_L = 2K\Omega$			
PARAMETER	FROM INPUT	TO OUTPUT	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
$f_{Clock}$ Clock frequency			25	32		25	32		MHz
$t_w(Clock)$ Width of clock input pulse			25			25			ns
$t_w(Clear)$ Width of clear input pulse			20			20			
$t_{Setup}$ Input setup time	$D_A - D_D$		15						
	Enable P		20						
	Load		25						
	Clear		20						
	A,B,C,D	Q				0†			
	Enable P	Q				20†			
	Enable T	Q				20†			
$t_{Hold}$ Input hold time	Load	Q				20†			
	Clear	Q				20†			
	Any		0						
	A,B,C,D					25†			
Others					10†				
Propagation delay time									
$t_{PLH}$ Low-to-high	Clock	Carry		23	35		23	35	ns
$t_{PHL}$ High-to-low				23	35		23	35	
$t_{PLH}$ Low-to-high	Clock	Q		13	20		16	24	
		(load input high)							
$t_{PHL}$ High-to-low				15	23		18	27	
$t_{PLH}$ Low-to-high	Clock	Q		17	25		17	25	
		(load input low)							
$t_{PHL}$ High-to-low				19	29		19	29	
$t_{PLH}$ Low-to-high	Enable T	Carry		10	14		15	23	
$t_{PHL}$ High-to-low				10	14		15	23	
$t_{PHL}$ High-to-low	Clear	Q		20	30		26	38	

Load circuit and typical waveforms are shown at the front of section.


SPEED/PACKAGE AVAILABILITY

54 F,W            74 A  
54LS F,W        74LS A


DESCRIPTION

This 8-bit shift register features gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data as a low at either (or both) input(s) entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but the only information meeting the setup requirements will be entered. Clocking occurs on the low-to-high level transition of the clock input. All inputs are diode-clamped to minimize transmission-line effects.

PIN CONFIGURATION




FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

54/74		
SERIAL INPUTS A AND B		
INPUTS AT <sub>n</sub>		OUTPUT AT <sub>n+1</sub>
A	B	Q <sub>A</sub>
H	H	H
L	H	L
H	L	L
L	L	L

PARAMETER MEASUREMENT INFORMATION




- NOTES:
- The pulse generators have the following characteristics: duty cycle  $\leq 50\%$ ,  $Z_{out} \approx 50\Omega$ ;  $t_r \leq 15$  ns,  $t_f \leq 6$  ns.
  - $C_L$  includes probe and jig capacitance.
  - All diodes are 1N3064 or 1N916.
  - $Q_A$  output is illustrated. Relationship of serial input A and B data to other Q outputs is illustrated in the typical shift sequences.
  - Outputs are set to the high level prior to the measure of  $t_{pHL}$  from the clear input.
  - $V_{ref} = 1.3V$ .

54/74LS					
INPUTS			OUTPUTS		
CLEAR	CLOCK	A B	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>H</sub>
L	X	X X	L	L	L
H	L	X X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>H0</sub>
H	↑	H H	H	Q <sub>An</sub>	Q <sub>Gn</sub>
H	↑	L X	L	Q <sub>An</sub>	Q <sub>Gn</sub>
H	↑	X L	L	Q <sub>An</sub>	Q <sub>Gn</sub>

H = high level (steady state), L = low level (steady state)  
 X = irrelevant (any input, including transitions)  
 ↑ = transition from low to high level.  
 Q<sub>A0</sub>, Q<sub>B0</sub>, Q<sub>H0</sub> = the level of Q<sub>A</sub>, Q<sub>B</sub>, or Q<sub>H</sub>, respectively, before the indicated steady-state input conditions were established.  
 Q<sub>An</sub>, Q<sub>Gn</sub> = the level of Q<sub>A</sub> or Q<sub>G</sub> before the most-recent ↑ transition of the clock; indicates a one-bit shift.

TYPICAL CLEAR, SHIFT, AND CLEAR SEQUENCES



LOGIC

**SWITCHING CHARACTERISTICS**  $V_{CC} = 5V, T_A = 25^\circ C$


TEST CONDITIONS			54/74			54/74LS			UNIT
			$C_L = 15pF$ $R_L = 800\Omega$			$C_L = 15pF$ $R_L = 2k$			
PARAMETER	FROM INPUT	TO OUTPUT	MIN	TYP	MAX	MIN	TYP	MAX	
$f_{Count}$ Count frequency			25	36		25	36		MHz
$t_w$ Width of pulse			20			20			ns
$t_{Setup}$ Input setup time			15			15†			ns
$t_{Hold}$ Input hold time			0			5†			ns
Propagation delay time									
$t_{PLH}$ Low-to-high	Clock		8	17	27		17	27	ns
			$C_L = 50pF$	10	20	30		21	
$t_{PHL}$ High-to-low	Clear		10	21	32		24	36	
			$C_L = 50pF$	10	25	37		24	
$t_{PHL}$ High-to-low	Clear			24	36				
			$C_L = 50pF$		28	42			

Load circuit and typical waveforms are shown at the front of section.


**SPEED/PACKAGE AVAILABILITY**

54 F,W 74 B

**TYPICAL SHIFT, LOAD & INHIBIT SEQUENCES**



**PIN CONFIGURATION**




**TRUTH TABLE**

INPUTS				PARALLEL A...H	INTERNAL OUTPUTS		OUTPUT Q <sub>H</sub>
SHIFT/ LOAD	CLOCK INHIBIT	CLOCK	SERIAL		Q <sub>A</sub>	Q <sub>B</sub>	
L	X	X	X	a...h	a	b	h
H	L	L	X	X	Q <sub>AO</sub>	Q <sub>BO</sub>	Q <sub>HO</sub>
H	L	↑	H	X	H	Q <sub>An</sub>	Q <sub>Gn</sub>
H	L	↑	L	X	L	Q <sub>An</sub>	Q <sub>Gn</sub>
H	H	↑	X	X	Q <sub>AO</sub>	Q <sub>BO</sub>	Q <sub>HO</sub>

H = high level (steady state), L = low level (steady state)  
 X = irrelevant (any input, including transitions)  
 † = transition from low to high level  
 a...h = the level of steady-state input at inputs A thru H, respectively.  
 Q<sub>AO</sub>, Q<sub>BO</sub>, Q<sub>HO</sub> = the level of Q<sub>A</sub>, Q<sub>B</sub>, or Q<sub>H</sub>, respectively, before the indicated steady-state input conditions were established. Q<sub>An</sub>, Q<sub>On</sub> = the level of Q<sub>A</sub> or Q<sub>G</sub>, respectively, before the most recent † transition of the clock.

LOGIC DIAGRAM



SWITCHING CHARACTERISTICS  $V_{CC} = 5V, T_A = 25^\circ C$

TEST CONDITIONS			54/74			UNIT
			$C_L = 15pF$ $R_L = 400\Omega$			
PARAMETER	FROM INPUT	TO OUTPUT	MIN	TYP	MAX	UNIT
$f_{max}$			20	26		MHz
$t_w$	Width of pulse	Clock	25			ns
		Load	15			
$t_{Setup}$	Input setup time					ns
		Clock	30			
		Enable				
		Parallel	10			
		Serial	20			
		Shift	45			
$t_{Hold}$	Input hold time		0			ns
Propagation delay time						
$t_{PLH}$	Low-to-high	Load		21	31	ns
$t_{PHL}$	High-to-low			27	40	
$t_{PLH}$	Low-to-high	Clock		16	27	
$t_{PHL}$	High-to-low			21	34	
$t_{PLH}$	Low-to-high	H		11	20	
$t_{PHL}$	High-to-low			24	36	
$t_{PLH}$	Low-to-high	H		18	27	
$t_{PHL}$	High-to-low			18	27	

Load circuit and typical waveforms are shown at the front of section.

LOGIC

PARAMETER MEASUREMENT INFORMATION

