

T-46-23-14

ADVANCE

**MICRON**MT5LC1008  
128K x 8 SRAM

# SRAM

# 128K x 8 SRAM

LOW VOLTAGE WITH OUTPUT  
ENABLE

NEW

3.3 VOLT SRAM

## FEATURES

- High speed: 20, 25, 35 and 45ns
- High-performance, low-power, CMOS double-metal process
- Single +3.3V  $\pm 0.3V$  power supply
- Easy memory expansion with  $\overline{CE1}$ ,  $CE2$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible
- Fast  $\overline{OE}$  access time: 8ns

## OPTIONS

- Timing
 

20ns access	-20
25ns access	-25
35ns access	-35
45ns access	-45
- Packages
 

Plastic DIP (400 mil)	None
Plastic DIP (600 mil)	W
Plastic SOJ (400 mil)	DJ
- 2V data retention
 

	L
--	---
- 2V data retention, low power
 

	LP
--	----
- Temperature
 

Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended (-55°C to +125°C)	XT
- Part Number Example: MT5LC1008DJ-35 LP IT

## MARKING

## GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers dual chip enables ( $\overline{CE1}$ ,  $CE2$ ). This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE1}$  inputs are both LOW and  $CE2$  is HIGH. Reading is accomplished when  $\overline{WE}$  and  $CE2$  remain HIGH and  $\overline{CE1}$  goes LOW. The device offers reduced power standby modes when disabled. These modes allow

## PIN ASSIGNMENT (Top View)

### 32-Pin DIP (SA-7, SA-8)

NC	1	32	Vcc
A16	2	31	A15
A14	3	30	CE2
A12	4	29	$\overline{WE}$
A7	5	28	A19
A6	6	27	A8
A5	7	26	A9
A4	8	25	A11
A3	9	24	$\overline{OE}$
A2	10	23	A10
A1	11	22	$\overline{CE1}$
A0	12	21	DQ8
DQ1	13	20	DQ7
DQ2	14	19	DQ6
DQ3	15	18	DQ5
Vss	16	17	DQ4

### 32-Pin SOJ (SD-5)


NC	1	32	Vcc
A16	2	31	A15
A14	3	30	CE2
A12	4	29	$\overline{WE}$
A7	5	28	A19
A6	6	27	A8
A5	7	26	A9
A4	8	25	A11
A3	9	24	$\overline{OE}$
A2	10	23	A10
A1	11	22	$\overline{CE1}$
A0	12	21	DQ8
DQ1	13	20	DQ7
DQ2	14	19	DQ6
DQ3	15	18	DQ5
Vss	16	17	DQ4

system designers to meet low standby power requirements.

The "LP" version provides a reduction in both CMOS standby current ( $I_{SB2}$ ) and TTL standby current ( $I_{SB1}$ ) over the standard part. This is achieved through the use of gated inputs on the  $\overline{WE}$ ,  $\overline{OE}$  and address lines. The gated inputs also facilitate the design of battery-backed systems where the designer needs to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

All devices operate from a single +3.3V power supply and all inputs and outputs are fully TTL compatible.

FUNCTIONAL BLOCK DIAGRAM



**NOTE:** The two least significant row address bits (A8 and A6) are encoded using a Gray code.

TRUTH TABLE

MODE	OE	CE1	CE2	WE	DQ	POWER
STANDBY	X	H	X	X	HIGH-Z	STANDBY
STANDBY	X	X	L	X	HIGH-Z	STANDBY
READ	L	L	H	H	Q	ACTIVE
READ	H	L	H	H	HIGH-Z	ACTIVE
WRITE	X	L	H	L	D	ACTIVE

MICRON

MT5LC1008  
128K x 8 SRAM

T-46-23-14

NEW  
3.3 VOLT SRAM**ABSOLUTE MAXIMUM RATINGS\***

Voltage on V<sub>CC</sub> Supply Relative to V<sub>SS</sub> ..... -0.5V to +4.6V  
 V<sub>IN</sub>.....-0.5V to V<sub>CC</sub> + 0.5V (+4.6V MAX)  
 Storage Temperature (Plastic) .....-55°C to +150°C  
 Power Dissipation .....1W  
 Short Circuit Output Current .....50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 3.3V ±0.3V)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.0	V <sub>CC</sub> +0.3	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.3	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-1	1	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-1	1	μA	
Output High Voltage	I <sub>OH</sub> = -2.0mA	V <sub>OH</sub>	2.4		V	1
	I <sub>OH</sub> = -100μA	V <sub>OH</sub>	V <sub>CC</sub> -0.2		V	1
Output Low Voltage	I <sub>OL</sub> = 2.0mA	V <sub>OL</sub>		0.4	V	1
	I <sub>OL</sub> = 100μA	V <sub>OL</sub>		0.2	V	1
Supply Voltage		V <sub>CC</sub>	3.0	3.6	V	1

DESCRIPTION	CONDITIONS	SYMBOL	VER	MAX				UNITS	NOTES
				-15	-20	-25	-35		
Power Supply Current: Operating	CE1 ≤ V <sub>IL</sub> AND CE2 ≥ V <sub>IH</sub> ; V <sub>CC</sub> = MAX; Outputs Open f = MAX = 1/RC	I <sub>CC</sub>	ALL	65	55	45	40	mA	3, 15, 16
Power Supply Current: Standby	CE1 ≥ V <sub>IH</sub> OR CE2 ≤ V <sub>IL</sub> ; V <sub>CC</sub> = MAX; Outputs Open f = MAX = 1/RC	I <sub>SB1</sub>	STD	14	12	8	6	mA	15, 16, 17
			LP	500	500	500	500	μA	15, 16, 17
	CE1 ≥ V <sub>CC</sub> - 0.2V or CE2 ≤ V <sub>SS</sub> + 0.2V V <sub>CC</sub> = MAX V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ V <sub>SS</sub> + 0.2V	I <sub>SB2</sub>	STD	300	300	300	300	μA	15, 16, 18
			LP	100	100	100	100	μA	15, 16, 18

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C; f = 1 MHz V <sub>CC</sub> = 3.3V	C <sub>I</sub>	8	pF	4
Output Capacitance		C <sub>O</sub>	8	pF	4

MICRON

MT5LC1008  
128K x 8 SRAM

T-46-23-14

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 14) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$ )

DESCRIPTION	SYM	-20		-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>											
READ cycle time	$t_{RC}$	20		25		35		45		ns	
Address access time	$t_{AA}$		20		25		35		45	ns	
Chip Enable access time	$t_{ACE}$		20		25		35		45	ns	
Output hold from address change	$t_{OH}$	3		5		5		5		ns	
Chip Enable to output in Low-Z	$t_{LZCE}$	3		5		5		5		ns	7
Chip disable to output in High-Z	$t_{HZCE}$		8		10		15		18	ns	6, 7
Chip Enable to power-up time	$t_{PU}$	0		0		0		0		ns	
Chip disable to power-down time	$t_{PD}$	20			25		35		45	ns	
Output Enable access time	$t_{AOE}$		4		8		12		15	ns	
Output Enable to output in Low-Z	$t_{LZOE}$	0		0		0		0		ns	
Output disable to output in High-Z	$t_{HZOE}$		4		10		12		15	ns	6
<b>WRITE Cycle</b>											
WRITE cycle time	$t_{WC}$	20		25		35		45		ns	
Chip Enable to end of write	$t_{CW}$	12		15		20		25		ns	
Address valid to end of write	$t_{AW}$	12		15		20		25		ns	
Address setup time	$t_{AS}$	0		0		0		0		ns	
Address hold from end of write	$t_{AH}$	0		0		0		0		ns	
WRITE pulse width	$t_{WP1}$	12		15		20		25		ns	
WRITE pulse width	$t_{WP2}$	15		15		20		25		ns	
Data setup time	$t_{DS}$	8		10		15		20		ns	
Data hold time	$t_{DH}$	0		0		0		0		ns	
Write disable to output in Low-Z	$t_{LZWE}$	3		5		5		5		ns	7
Write Enable to output in High-Z	$t_{HZWE}$		8		10		15		18	ns	6, 7

ADVANCE

MICRON

MT5LC1008  
128K x 8 SRAM

T-46-23-14

## AC TEST CONDITIONS

Input pulse levels .....	V <sub>ss</sub> to 2.8V
Input rise and fall times .....	3ns
Input timing reference levels .....	1.4V
Output reference levels .....	1.4V
Output load .....	See Figures 1 and 2

## NOTES

- All voltages referenced to V<sub>ss</sub> (GND).
- 1V for pulse width < t<sub>RC</sub>/2.
- I<sub>cc</sub> is dependent on output loading and cycle rates.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- t<sub>HZCE</sub>, t<sub>HZOE</sub> and t<sub>HZWE</sub> are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> and t<sub>HZWE</sub> is less than t<sub>LZWE</sub>.
- $\overline{WE}$  is HIGH for READ cycle.
- Device is continuously selected. All chip enables and output enables are held in their active state.
- Address valid prior to, or coincident with, latest occurring chip enable.

- t<sub>RC</sub> = Read Cycle Time.
- CE2 timing is the same as  $\overline{CE1}$  timing. The wave form is inverted.
- Chip enable and write enable can initiate and terminate a WRITE cycle.
- Refer to the IT/XT/AT section of Micron's SRAM Data Book for applicable non-commercial temperature range specifications.
- Typical values are measured at 3.3V, 25°C and 25ns cycle time.
- V<sub>CC</sub> = MAX.
- One chip enable must be inactive; the other may be ≥ V<sub>IH</sub> or ≤ V<sub>IL</sub>.
- One chip enable must be inactive; the other may be ≤ V<sub>ss</sub> +0.2V or ≥ V<sub>CC</sub> -0.2V.




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

## DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP Versions Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V <sub>cc</sub> for Retention Data		V <sub>DR</sub>	2			V	
Data Retention Current	$\overline{CE1} \geq V_{CC} - 0.2V$ or $CE2 \leq V_{SS} + 0.2V$ Other Inputs: $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq V_{SS} + 0.2V$ $V_{CC} = 2V$	I <sub>CCDR</sub>		TBD	50	μA	18
Chip Deselect to Data Retention Time		t <sub>CDR</sub>	0			ns	4
Operation Recovery Time		t <sub>R</sub>	t <sub>RC</sub>			ns	4, 11


MICRON

MT5LC1008  
128K x 8 SRAM


NEW  
3.3 VOLT SRAM

T-46-23-14


LOW V<sub>CC</sub> DATA RETENTION WAVEFORM



READ CYCLE NO. 1 8, 9



READ CYCLE NO. 2 7, 8, 10, 12



▨ DONT CARE

▩ UNDEFINED


**MICRON**

**MT5LC1008**  
128K x 8 SRAM


**NEW**  
**3.3 VOLT SRAM**

**WRITE CYCLE NO. 1**<sup>12</sup>  
(Chip Enable Controlled)

T-46-23-14



**WRITE CYCLE NO. 2**<sup>12, 13</sup>  
(Write Enable Controlled)



DON'T CARE  
 UNDEFINED

**NOTE:** Output enable ( $\overline{OE}$ ) is inactive (HIGH).


MICRON

MT5LC1008  
128K x 8 SRAM

NEW  
3.3 VOLT SRAM

T-46-23-14

WRITE CYCLE NO. 3<sup>7, 12, 13</sup>  
(Write Enable Controlled)



NOTE: Output enable ( $\overline{OE}$ ) is active (LOW).