

Wideband, Low-Noise, Voltage-Feedback Op Amp

CLC426

APPLICATIONS:

- Active Filters & Integrators
- Ultrasound
- Low-Power Portable Video
- ADC/DAC Buffer
- Wide Dynamic Range Amp
- Differential Amps
- Pulse/RF Amp

DESCRIPTION

The CLC426 combines an enhanced voltage-feedback architecture with an advanced complementary bipolar process to provide a high-speed op amp with very low noise (1.6nV/\/Hz & 2.0pA/√Hz) and distortion (-62/-68dBc 2nd/3rd harmonics at 1V_∞ and 10MHz).

Providing a wide 230MHz gain-bandwidth product, a fast 400V/us slew rate and very quick 16ns settling time to 0.05%, the CLC426 is the ideal choice for high speed applications requiring a very widedynamic range such as an input buffer for high-resolution analogto-digital converters.


The CLC426 is internally compensated for gains ≥ 2V/V and can easily be externally compensated for unity-gain stability in applications such as wideband low-noise integrators. The CLC426 is also equipped with external supply current adjustment which allows the user to optimize power, bandwidth, noise and distortion performance for each application.

The CLC426's combination of speed, low noise and distortion and low dc errors will allow high-speed signal conditioning applications to achieve the highest signal-to-noise performance. To reduce design times and assist board layout, the CLC426 is supported by an evaluation board and SPICE simulation model available from Comlinear.


For even higher gain-bandwidth voltage-feedback op amps see the 1.9GHz CLC425 ($A_v \ge 10V/V$) or the 5.0GHz CLC422 ($A_v \ge 30V/V$).


FEATURES:


- Wide Gain-Bandwidth product: 230MHz
- Ultra-Low Input Voltage Noise: 1.6nV/√Hz
- Very Low Harmonic Distortion: -62/-68dBc
- Fast Slew Rate: 400V/us
- Adjustable Supply Current
- Dual ±2.5 to ±5V or Single 5 to 12V Supplies
- Externally Compensatable



PINOUT DIP & SOIC







September 1994

Comlinear Corporation • 4800 Wheaton Drive • Fort Collins, CO 80525 • (800) 776-0500 • FAX (970) 226-6761 DS426.03 3-43

CLC426 Electrical Characteristics (V_{cc} = ±5V; A_V = +2V/V; R, =100Ω; R₁ = 100Ω; unless noted) CONDITIONS TYP **GUARANTEED MIN/MAX PARAMETERS** UNITS NOTES +25°C +25°C 0 to +70°C |-40 to +85°C Ambient Temperature **CLC426** FREQUENCY DOMAIN RESPONSE 230 170 120 100 MHz gain bandwidth product $V_{out} < 0.5 V_{pp}$ MHz B.1.4 -3dB bandwidth, Av=+2 $V_{out} < 0.5 V_{pp}$ 130 90 70 55 $V_{out} < 5.0 V_{pp}$ 50 25 22 20 MHz gain flatness $V_{out} < 0.5 V_{pr}$ DC to 200MHz 0.6 1.5 2.2 2.5 dB **B.4** peaking rolloff DC to 30MHz 0.0 0.6 1.0 1.0 dΒ **B**,4 linear phase deviation DC to 30MHz 0.2 1.0 1.5 1.5 TIME DOMAIN RESPONSE 1V step 5.0 6.5 rise and fall time 2.3 35 ns settling time 2V step to 0.05% 16 20 24 24 ns 1V step overshoot 5 15 15 18 % slew rate 5V step 400 300 275 250 V/µs **DISTORTION AND NOISE RESPONSE** 2nd harmonic distortion $1V_{pp}$, 10MHz- 62 - 52 - 47 - 45 dBc В 3rd harmonic distortion 1V_{pp},10MHz - 68 - 58 - 54 - 54 dBc В equivalent input noise op amp only nV/√Hz 1MHz to 100MHz 1.6 2.0 2.3 2.6 voltage current 1MHz to 100MHz 2.0 3.0 3.6 4.6 pA/√Hz STATIC DC PERFORMANCE DC 60 dB open-loop gain 64 54 54 1.0 2.0 2.8 2.8 m٧ input offset voltage Α μV/°C average drift 3 10 10 input bias current 5 25 40 65 μΑ 90 600 700 nA/°C average drift input offset current 3 0.3 5 5 цΑ Α 25 50 nA/°C average drift DC 73 65 60 В power-supply rejection ratio 60 dΒ 70 common-mode rejection ratio DC 62 57 57 dΒ pin #8 open, R_L= ∞ 12 13 15 Α supply current 11 mA **MISCELLANEOUS PERFORMANCE** 250 125 500 125 kΩ input resistance common-mode differential-mode 750 200 50 25 kΩ input capacitance common-mode 2.0 3.0 3.0 3.0 ρF differential-mode 2.0 3.0 3.0 3.0 pF 0.07 0.1 0.2 0.2 output resistance closed loop Ω R₁= ∞ ± 3.5 ± 3.3 V ± 3.8 ± 3.3 output voltage range $R_i = 100\Omega$ ± 3.5 ± 3.2 ± 2.6 ± 1.3

± 3.7

±80

± 3.5

± 50

	•
supply voltage	±7V
short circuit current	(note 2)
common-mode input voltage	±V _∞
differential input voltage	±10V
maximum junction temperature	+200°C
storage temperature	-65°C to+150°C

Absolute Maximum Ratings

10 sec)	+300°C

common mode

N	otac

- A) J-level: spec is 100% tested at +25°C, sample tested at +85°C.
 L-level: spec is 100% wafer probed at 25°C.
- B) J-level: spec is sample tested at 25°C.

input voltage range

lead temperature (soldering

output current

- 1) Minimum stable gain with out external compensation is +2 or -1V/V, the CLC426 is unity-gain stable with external compensation.
- Output is short circuit protected to ground, however maximum reliability is obtained if output current does not exceed 200mA.
- 3) See text for compensation techniques
- 4) Spec is guaranteed to 0.5Vpp but tested with 0.1Vpp.

Ordering Information

± 3.3

+ 35, -20

mA

± 3.3


± 40

Model	Temperature Range	Description
CLC426AJP	-40°C to +85°C	8-pin PDIP
CLC426AJE	-40°C to +85°C	8-pin SOIC
CLC426ALC	-40°C to +85°C	dice
CLC426AIB	-40°C to +85°C	8-pin CerDIP
CLC426A8B*	-55°C to +125°C	8-pin CerDIP, MIL-STD-883
CLC426AMC*	-55°C to +125°C	dice, MIL-STD-883
CLC426SMD*	-55°C to +125°C	DESC SMD #

*See CLC426MIL-883 Data Sheet for Specifications

$\textbf{CLC426 Typical Performance} \ (\textbf{T}_{A} = 25 \ \textbf{C}, \ \pm \textbf{V}_{cc} = \pm 5 \textbf{V}, \ \textbf{A}_{V} = +2, \ \textbf{R}_{I} = 100 \Omega, \ \textbf{R}_{L} = 100 \Omega, \ unless \ noted)$ Inverting Frequency Response Non-Inverting Frequency Response Frequency Response vs. Load Resistance Phase Phase (deg) Gain Gain Phase Gair Aagnitude (1dB/div) Magnitude (1dB/div) Magnitude (1dB/div) (deg) Phase Phase 0 -45 -90 135 135 180 $V_{out}=100 \text{ mV}_{pp}$ -225 10 Frequency (MHz) Frequency (MHz) Frequency (MHz) Open-Loop Gain vs. Supply Current Open-Loop Gain vs. Compensation Cap Frequency Response vs. Compensation Cap. Gain =11mA 70 70 Phase (deg) Phase (deg) Phase (deg 60 Open-Loop Gain (dB) Open-Loop Gain (dB) Magnitude (1dB/div) Gain 50 =2mA 0 Phas 30 -45 -45 20 90 10 10 Vout=100mVpp 0 10M 1M 1 Frequency (Hz) 100k 10M 100M 10 Frequency (MHz) Frequency (Hz) Supply Current vs. Rp Voltage Noise vs. Supply Current Frequency Response vs. Output Amplitude 20 Input Voltage Noise (nV/VHz) Supply Current (mA) Magnitude (1dB/div) cc=5mA Icc=11mA 10 Frequency (MHz) 10k 100k Frequency (Hz) $Rp(\Omega)$ Gain-Bandwidth Product vs Supply Current Current Noise vs. Supply Current Maximum Output Voltage vs. Load 220 Input Current Noise (pA/VHz) 200 180 3.5 =11mA 160 lcc=5mA 140 120 100 Icc=2mA 80 60 2.5 40 20 0.1 50 60 Load (Ω) 10k 100k Frequency (Hz) 4 5 6 7 8 Supply Current (mA) 10 20 40 70 **CMRR and PSRR** Closed-Loop Output Resistance Typical DC Errors vs. Temperature 10 Input Bias & Offset Current, ib los (μΑ) PSRF nput Offset Voltage, Vio(mV) CMRR/PSRR (dB) 0.6 R_o (Ω) 50 Vos 0. lcc=5mA Icc=11mA 0.01 -20 0 20 40 Temperature (°C) 60 10k 100k 10k 100M 40 Frequency (Hz) Frequency (Hz)

3-45



Application Discussion

Introduction

The CLC426 is a wide bandwidth voltage-feedback operational amplifier that is optimized for applications requiring wide dynamic range. The CLC426 features adjustable supply current and external compensation for the added flexibility of tuning its performance for demanding applications. The Typical Performance section illustrates many of the performance trade-offs. Although designed to operate from ±5Volt power supplies, the CLC426 is equally impressive operating from a single +5V supply. The following discussion will enable the proper selection of external components for optimum device performance in a variety of applications.

External Compensation

The CLC426 is stable for noise gains ≥2V/V. For unity-gain operation, the CLC426 requires an external compensation capacitor (from pin 5 to ground). The plot located in the Typical Performance section labeled "Frequency Response vs Compensation Cap." illustrates the CLC426's typical AC response for different values of compensation capacitor. From the plot it is seen that a

value of 15pF produces the optimal response of the CLC426 at unity gain. The plot labeled "Open-Loop Gain vs. Compensation Cap." illustrates the CLC426's open-loop behavior for various values of compensation capacitor. This plot also illustrates one technique of bandlimiting the device by reducing the open-loop gain resulting in lower closed-loop bandwidth. Fig. 1 shows the effect of external compensation on the CLC426's pulse response.





Fig. 1

Supply Current Adjustment


The CLC426's supply current can be externally adjusted downward from its nominal value to less than 2mA by adding an optional resistor (Rp) between pin 8 and the negative supply as shown in fig 2. The plot labeled "Open-Loop Gain vs. Supply Current" illustrates the influence that supply current has over the CLC426's



open-loop response. From the plot it is seen that the CLC426 can be compensated for unity-gain stability by simply lowering its supply current. Therefore lowering the CLC426's supply current effectively reduces its open-loop gain to the point that there is adequate phase margin at unity gain crossover. The plot labeled "Supply Current vs. Rp" provides the means for selecting the value of R_p that produces the desired supply current. The curve in the plot represents nominal processing but a ±12% deviation over process can be expected. The two plots labeled "Voltage Noise vs. Supply Current" and "Current Noise vs. Supply Current" illustrate the CLC426 supply current's effect over its input-referred noise characteristics.

Driving Capacitive Loads

The CLC426 is designed to drive capacitive loads with the addition of a small series resistor placed between the



output and the load as seen in fig. 3. Two plots located in the Typical Performance section illustrate this technique for both frequency domain and time domain applications. The plot labeled "Frequency Response vs. Capacitive Load" shows the CLC426's resulting AC response to various capacitive loads. The values of Rs in this plot were chosen to maximize the CLC426's AC response (limited to ≤1dB peaking).

The second plot labeled "Settling Time vs. Capacitive Load" provides the means for the selection of the value of Rs which minimizes the CLC426's settling time. As seen from the plot, for a given capacitive load Rs is chosen from the curve labeled "Rs". The resulting settling time to 0.05% can then be estimated from the curve labeled "Ts to 0.05%". The plot of fig. 4 shows the CLC426's pulse response for various capacitive loads





Fig. 4

where Rs has been chosen from the plot labeled "Settling Time vs. Capacitive Load".

Faster Settling

The circuit of fig. 5 shows an alternative method for driving capacitive loads that results in quicker settling times. The small series-resistor, Rs, is used to decouple the CLC426's open-loop output resistance, Rout, from



the load capacitance. The small feedback-capacitance. C_f, is used to provide a high-frequency bypass between the output and inverting input. The phase lead introduced by C_f compensates for the phase lag due to C_L and therefore restores stability. The following equations provide values of $R_{\mbox{\scriptsize s}}$ and $C_{\mbox{\scriptsize f}}$ for a given load capacitance and closed-loop amplifier gain.

$$R_s = R_{out} \left(\frac{R_f}{R_g} \right)$$
; where $R_{out} \approx 6\Omega$ Eq. 1

$$C_{f} = \left(1 + \left(\frac{R_{f}}{R_{g}}\right)\right)^{2} C_{L} \left(\frac{R_{out}}{R_{g}}\right)$$
 Eq. 2

The plot in fig. 6 shows the result of the two methods of capacitive load driving mentioned above while driving a 100pFll1kΩ load.




Fig. 6

Single-Supply Operation

The CLC426 can be operated with single power supply as shown in fig. 7. Both the input and output are capacitively coupled to set the dc operating point.





Fig. 7

DAC Output Buffer

The CLC426's quick settling, wide bandwidth and low differential input capacitance combine to form an excellent 1-to-V converter for current-output DACs in such applications as reconstruction video. The circuit of fig. 8 implements a low-noise transimpedance amplifier commonly used to buffer high-speed current output devices. The transimpedance gain is set by R_i. A feedback capacitor, C_f, is needed in order to compensate for the inductive behavior of the closed-loop frequency re-



sponse of this type of circuit. Equation 3 shows a means of calculating the value of C_f which will provide conditions for a maximally-flat signal frequency response with approximately 65° phase margin and 5% step-response overshoot. Notice that C_t is the sum of the DAC output capacitance and the differential input capacitance of the CLC426 which is located in its Electrical Characteristics Table. Notice also that CLC426's gain-bandwidth product (GBW) is also located in the same table. Equation 5 provides the resulting signal bandwidth.


$$C_{t} = 2\sqrt{\frac{C_{t}}{2\pi R_{t}GBW}}$$
 Eq. 3

$$C_t = C_{out} + C_{in dif}$$
 Eq. 4

signal bandwidth =
$$\frac{1}{2} \sqrt{\frac{GBW}{2\pi R_1 C_1}}$$
 Eq. 5

Sallen-Key Active Filters

The CLC426 is well suited for Sallen-Key type of active filters. Fig. 9 shows the 2nd order Sallen-Key band-pass filter topology and design equations.



$$C_2 = \frac{1}{5}C_1$$

$$G = 1 + \frac{R_f}{R_a}$$
, desired mid – band gain

$$R_1 = 2 \frac{Q}{GC_1(2\pi f)}$$
, where f = desired center frequency

$$R_2 = \frac{GR_1(\sqrt{1+4.8Q^2-2G+G^2}+1)}{4.8Q^2-2G+G^2}$$

$$R_3 = \frac{5GR_1\left(\sqrt{1+4.8Q^2 - 2G + G^2} + G - 1\right)}{4Q^2}$$

Fig. 9

To design the band-pass, begin by choosing values for R_f and R_g , for example $R_1=R_g=200\Omega$. Then choose reasonable values for C_1 and C_2 (where $C_1{=}5C_2$) and then compute R_1 . R_2 and R_3 can then be computed. For optimum high-frequency performance it is recommended that the resistor values fall in the range of 10Ω to $1k\Omega$ and the capacitors be kept above 10pF. The design can be further improved by compensating for the delay through the op amp. For further details on this technique, please request Application Note OA-21 from Comlinear Corporation.

Printed Circuit Board Layout

Generally, a good high-frequency layout will keep power supply and ground traces away from the inverting input and output pins. Parasitic capacitances on these nodes to ground will cause frequency-response peaking and possible circuit oscillation, see OA-15 for more information. Comlinear suggests the 730013 (through-hole) or the 730027 (SOIC) evaluation board as a guide for high-frequency layout and as an aid in device testing and characterization.

September 1994