

LOW SKEW, 1-TO-9 DIFFERENTIAL-TO-LVCMOS ZERO DELAY BUFFER

PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES JANUARY 22, 2016

GENERAL DESCRIPTION


The ICS87951I-147 is a low voltage, low skew 1-to-9 Differential-to-LVCMOS/LVTTL Zero Delay Buffer and a member of the HiPerClockS[™] family of High Performance Clock Solutions from ICS. The ICS87951I-147 has two selectable clock inputs. The single ended clock input accepts LVCMOS or LVTTL input levels. The CLK1, nCLK1 pair can accept most standard differential input levels. With output frequencies up to 180MHz, the ICS87951I-147 is targeted for high performance clock applications. Along with a fully integrated PLL, the ICS87951I-147 contains frequency configurable outputs and an external feedback input for regenerating clocks with "zero delay".

FEATURES

- Fully integrated PLL
- Nine single ended 3.3V or 2.5V LVCMOS/LVTTL outputs

ICS879511-147

- Selectable single ended CLK0 or differential CLK1, nCLK1 inputs
- The single ended CLK0 input can accept the following input levels: LVCMOS or LVTTL input levels
- CLK1, nCLK1 supports the following input types: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- Output frequency range: 31.25MHz to 200MHz
- VCO range: 250MHz to 500MHz
- External feedback for "zero delay" clock regeneration
- Cycle-to-cycle jitter, RMS: 7ps (maximum)
- Output skew: 270ps (maximum)
- Full 3.3V operating supply at -40°C to 85°C ambient operating temperature
- Full 2.5V operating supply at 0°C to 85°C ambient operating temperature
- · Available in lead-free RoHS compliant package
- For replacement device use 8T49N285-dddNLGI



PIN ASSIGNMENT

BLOCK DIAGRAM




TABLE 1. PIN DESCRIPTIONS

Number	Name	T	уре	Description
1	V	Power		Analog supply pin.
2	EXT_FB	Input	Pullup	Feedback input to phase detector for regenerating clocks with "zero delay". LVCMOS / LVTTL interface levels.
3	DIV_SELA	Input	Pulldown	Selects divide value for Bank A output as described in Table 3D. LVCMOS / LVTTL interface levels.
4	DIV_SELB	Input	Pulldown	Selects divide value for Bank B output as described in Table 3D. LVCMOS / LVTTL interface levels.
5	DIV_SELC	Input	Pulldown	Selects divide value for Bank C outputs as described in Table 3D. LVCMOS / LVTTL interface levels.
6	DIV_SELD	Input	Pulldown	Selects divide value for Bank D outputs as described in Table 3D. LVCMOS / LVTTL interface levels.
7, 13, 17, 21, 25, 29	GND	Power		Power supply ground.
8	CLK1	Input	Pullup	Non-inverting differential clock input.
9	nCLK1	Input	Pulldown	Inverting differential clock input.
10	MR/nOE	Input	Pulldown	Active High Master Reset. Active LOW output enable. When logic HIGH, the internal dividers are reset and the outputs are tri-stated (HiZ). When logic LOW, the internal dividers and outputs are enabled. LVCMOS / LVTTL interface levels.
11, 15, 19, 23, 27	V	Power		Output supply pins.
12, 14, 16, 18, 20	QD4, QD3, QD2, QD1, QD0	Output		Bank D clock outputs. 7Ω typical output impedance. LVCMOS / LVTTL interface levels.
22, 24	QC1, QC0	Output		Bank C clock outputs. 7Ω typical output impedance. LVCMOS / LVTTL interface levels.
26	QB	Output		Bank B clock output. 7Ω typical output impedance. LVCMOS / LVTTL interface levels.
28	QA	Output		Bank A clock output. 7Ω typical output impedance. LVCMOS / LVTTL interface levels.
30	CLK0	Input	Pulldown	LVCMOS / LVTTL phase detector reference clock input.
31	PLL_SEL	Input	Pulldown	Selects between the PLL and the reference clock as the input to the dividers. When HIGH, selects PLL. When LOW, selects the reference clock. LVCMOS / LVTTL interface levels.
32	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects CLK0. When LOW, selects CLK1, nCLK1. LVCMOS / LVTTL interface levels.

NOTE: and refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
C	Power Dissipation Capacitance (per output)	$V_{DDA}, V_{DDO} = 3.465V$		25		pF
PD	Power Dissipation Capacitance (per output)	$V_{DDA}, V_{DDO} = 2.625V$		15		pF
R	Input Pullup Resistor			51		kΩ
	Input Pulldown Resistor			51		kΩ

TABLE 3A. OUTPUT CONTROL PIN FUNCTION TABLE

Input	Outputs						
MR/nOE	QA	QB	QC0, QC1	QD0:QD4			
1	HiZ	HiZ	HiZ	HiZ			
0	Enabled	Enabled	Enabled	Enabled			

TABLE 3B. OPERATING MODE FUNCTION TABLE

Input	Operating Mode			
PLL_SEL				
0	Bypass			
1	PLL			

TABLE 3C. PLL INPUT FUNCTION TABLE

Inputs					
CLK_SEL	PLL Input				
0	CLK1, nCLK1				
1	CLK0				

TABLE 3D. PROGRAMMABLE OUTPUT FREQUENCY FUNCTION TABLE

	Inp	uts		Outputs			
DIV_SELA	DIV_SELB	DIV_SELC	DIV_SELD	QA	QB	QCx	QDx
0	0	0	0	VCO/2	VCO/4	VCO/4	VCO/4
0	0	0	1	VCO/2	VCO/4	VCO/4	VCO/8
0	0	1	0	VCO/2	VCO/4	VCO/8	VCO/4
0	0	1	1	VCO/2	VCO/4	VCO/8	VCO/8
0	1	0	0	VCO/2	VCO/8	VCO/4	VCO/4
0	1	0	1	VCO/2	VCO/8	VCO/4	VCO/8
0	1	1	0	VCO/2	VCO/8	VCO/8	VCO/4
0	1	1	1	VCO/2	VCO/8	VCO/8	VCO/8
1	0	0	0	VCO/4	VCO/4	VCO/4	VCO/4
1	0	0	1	VCO/4	VCO/4	VCO/4	VCO/8
1	0	1	0	VCO/4	VCO/4	VCO/8	VCO/4
1	0	1	1	VCO/4	VCO/4	VCO/8	VCO/8
1	1	0	0	VCO/4	VCO/8	VCO/4	VCO/4
1	1	0	1	VCO/4	VCO/8	VCO/4	VCO/8
1	1	1	0	VCO/4	VCO/8	VCO/8	VCO/4
1	1	1	1	VCO/4	VCO/8	VCO/8	VCO/8

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD}	4.6V
Inputs, V	-0.5V to V $_{\scriptscriptstyle DDA}$ + 0.5 V
Outputs, V_{o}	-0.5V to $V_{_{DDO}}$ + 0.5V
Package Thermal Impedance, $\boldsymbol{\theta}_{_{_{JA}}}$	42.1°C/W (0 lfpm)
Storage Temperature, T	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. Power Supply DC Characteristics, $V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DDA}	Analog Supply Voltage		3.135	3.3	3.465	V
V _{DDO}	Output Supply Voltage		3.135	3.3	3.465	V
	Power Supply Current	All $V_{_{DD}}$ pins			115	mA
	Analog Supply Current				20	mA

TABLE 4B. Power Supply DC Characteristics, $V_{DDA} = V_{DDO} = 2.5V \pm 5\%$, TA = 0°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Analog Supply Voltage		2.375	2.5	2.625	V
V	Output Supply Voltage		2.375	2.5	2.625	V
	Power Supply Current	All V _{DD} pins			75	mA
DDA	Analog Supply Current				12	mA

TABLE 4C. DC CHARACTERISTICS, $V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage	DIV_SELA:DIV_SELD, EXT_FB, MR/nOE, PLL_ SEL, CLK_SEL		2		V _{DD} + 0.3	V
V	Input Low Voltage	DIV_SELA:DIV_SELD, EXT_FB, MR/nOE, PLL_ SEL, CLK_SEL		-0.3		0.8	V
		CLK0		-0.3		1.3	V
I IN	Input Current					±120	μA
V	Peak-to-Peak Input Voltage	CLK1, nCLK1		0.15		1.3	V
V _{cmr}	Common Mode In- put Voltage; NOTE 1, 2	CLK1, nCLK1		GND + 0.5		V _{DD} - 0.85	V
V _{oh}	Output High Voltage		I _{он} = -40mA	2.4			V
	Output Low Voltage					0.55	V
V _{oL} Output Low Volta			I _{oL} = 12mA			0.3	V

NOTE 1: Common mode voltage is defined as V_{μ}. NOTE 2: For single ended applications, the maximum input voltage for CLK1 and nCLK1 is V_{DDA}+ 0.3V.

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage	DIV_SELA:DIV_SELD, EXT_FB, MR/nOE, PLL_ SEL, CLK_SEL		2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage	DIV_SELA:DIV_SELD, EXT_FB, MR/nOE, PLL_ SEL, CLK_SEL		-0.3		0.8	V
		CLK0		-0.3		0.8	V
I IN	Input Current					±150	μA
V	Peak-to-Peak Input Voltage	CLK1, nCLK1		0.15		1.3	V
V _{cmr}	Common Mode In- put Voltage; NOTE 1, 2	CLK1, nCLK1		GND + 0.5		V _{DD} - 0.85	V
V _{он}	Output High Voltage		I _{он} = -15mA	1.8			V
V _{ol}	Output Low Voltage		I _{oL} = 15mA			0.6	V

TABLE 4D. DC CHARACTERISTICS, $V_{DDA} = V_{DDO} = 2.5V \pm 5\%$, TA = 0°C to 85°C

NOTE 1: Common mode voltage is defined as V_{μ} . NOTE 2: For single ended applications, the maximum input voltage for CLK1 and nCLK1 is V_{DDA} + 0.3V.

Table 5. PLL Input Reference Characteristics, $V_{dda} = V_{ddo} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{BEF}	Input Reference Frequency				250	MHz

TABLE 6A. AC CHARACTERISTICS, $V_{DDA} = V_{DDD} = 3.3V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
			QA ÷2			250	MHz
f	Output Frequency		Qx ÷4			125	MHz
			QB, QC, QD ÷8			62.5	MHz
f _{vco}	PLL VCO Lock Range			250		500	MHz
	Static Phase Offset; NOTE 1,3	CLK0	fREF = 50MHz	-135		170	ps
t(Ø)		CLK1, nCLK1	Feedback = VCO/8	-420		-100	ps
tsk(o)	Output Skew; NOTE 2, 3					270	ps
tjit(cc)	Cycle-to-Cycle Jitter, RMS; NOTE 3		All Outputs @ Same Frequency			7.5	ps
t LOCK	PLL Lock Time; NOT	E 3				10	mS
t _R / t _F	Output Rise/Fall Time	Э	20% to 80%	300		800	ps
odc	Output Duty Cycle			46		54	%
t _{PZL}	Output Enable Time					6	ns
t _{PLZ} , t _{PHZ}	Output Disable Time					7	ns

All parameters measured at $f_{_{\rm MAX}}$ unless noted otherwise.

NOTE 1: Defined as the time difference between the input reference clock and the averaged feedback input signal,

when the PLL is locked and the input reference frequency is stable.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at $V_{ppo}/2$.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
			QA ÷2			200	MHz
f MAX	Output Frequency		Qx ,÷4			120	MHz
			QB, QC, QD ÷8			60	MHz
f _{vco}	PLL VCO Lock Range			250		500	MHz
	Static Phase Offset:	CLK0		-180		220	ps
t(Ø)	NOTE 1,3	CLK1, nCLK1		-500		-165	ps
tsk(o)	Output Skew; NOTE 2, 3					310	ps
tjit(cc)	Cycle-to-Cycle Jitter, RMS; NOTE 3		FVCO ≤ 400MHz, All Outputs @ same frequency			9	ps
t LOCK	PLL Lock Time; NOTE 3					10	mS
t _{_R} / t _{_F}	Output Rise/Fall Time	9	20% to 80%	300		700	ps
odc	Output Duty Cycle			46		54	%
t _{PZL}	Output Enable Time					6	ns
t _{PLZ} , t _{PHZ}	Output Disable Time					7	ns

Table 6B. AC Characteristics, $V_{dda} = V_{ddo} = 2.5V \pm 5\%$, TA = 0°C to 85°C


All parameters measured at f_{max} unless noted otherwise. NOTE 1: Defined as the time difference between the input reference clock and the averaged feedback input signal, when the PLL is locked and the input reference frequency is stable.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at $V_{DDO}/2$.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

PARAMETER MEASUREMENT INFORMATION



APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = $V_{_{DD}}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{_{DD}}$ = 3.3V, V_REF should be 1.25V and R2/ R1 = 0.609.




FIGURE 1. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

POWER SUPPLY FILTERING TECHNIQUES

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS87951I-147 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{DDA}, and V_{DDO} should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. *Figure 2* illustrates how a 10 Ω resistor along with a 10 μ F and a .01 μ F bypass capacitor should be connected to each V_{DDA} pin.




FIGURE 2. POWER SUPPLY FILTERING

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

CLK INPUT:

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from the CLK input to ground.

CLK/nCLK INPUT:

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from CLK to ground.

LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

OUTPUTS:

LVCMOS OUTPUT:

All unused LVCMOS output can be left floating. There should be no trace attached.

DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. Figures 3A to 3D show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only.




FIGURE 3A. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY ICS HIPERCLOCKS LVHSTL DRIVER




FIGURE 3C. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 3A*, the input termination applies for ICS HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 3B. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3D. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER

RELIABILITY INFORMATION

Table 7. $\boldsymbol{\theta}_{_{JA}} \text{vs.}$ Air Flow Table for 32 Lead LQFP

Single-Layer PCB, JEDEC Standard Test Boards	0	200	500
	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

TRANSISTOR COUNT

The transistor count for ICS87951I-147 is: 2674

Pin compatible with the MPC951

PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD LQFP




TABLE 8. PA	ACKAGE DI	MENSIONS
-------------	-----------	----------

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS							
CYMDOL		BBA					
SYMBOL	MINIMUM	NOMINAL	MAXIMUM				
N		32	•				
Α			1.60				
A1	0.05		0.15				
A2	1.35	1.40	1.45				
b	0.30	0.37	0.45				
с	0.09		0.20				
D	9.00 BASIC						
D1	7.00 BASIC						
D2		5.60 Ref.					
E	9.00 BASIC						
E1	7.00 BASIC						
E2	5.60 Ref.						
е	0.80 BASIC						
L	0.45 0.60 0.75						
θ	0°		7°				
ccc			0.10				

Reference Document: JEDEC Publication 95, MS-026

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS87951AYI-147LF	ICS951AI147L	32 Lead "Lead-Free" LQFP	tray	-40°C to 85°C
ICS87951AYI-147LFT	ICS951AI147L	32 Lead "Lead-Free" LQFP	1000 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

	REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change	Date		
A	Т9	1 13	Features Section - added Lead-Free bullet. Ordering Information Table - added Lead-Free part number and note.	6/14/05		
А	Т9	10 13	Added Recommendations for Unused Input and Output Pins. Ordering Information Table - corrected standard marking and added lead-free marking.	6/21/06		
A	Т9	13	Ordering Information - removed leaded devices. Updated contact page. PDN CQ-15-01	1-28-15		

Corporate Headquarters

Sales

6024 Silver Creek Valley Road San Jose, California 95138

Sales

800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com Technical Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.