



## Features

- FCC approved method of EMI attenuation.
- Generates a 2X low EMI spread spectrum clock of the input frequency.
- Input frequency range: 10MHz – 20MHz
- Internal loop filter minimizes external components and board space.
- Frequency deviation: -1.5%
- Low inherent cycle-to-cycle jitter.
- 3.3V operating voltage.
- TTL or CMOS compatible inputs and outputs.
- Ultra-low power CMOS design.
  - TBD mA @ 3.3V, 16.6MHz
- Pinout compatible with Cypress CY25811. Products are available for industrial temperature range.
- Available in 8-pin SOIC and TSSOP.

## Product Description

The ASM3P5812A is a versatile spread spectrum frequency modulator designed specifically for input clock frequencies in the range of 10MHz – 20MHz. The ASM3P5812A can generate an EMI reduced clock from crystal, ceramic resonator, or system clock. The ASM3P5812A offers a percentage deviation of –1.5%.

The ASM3P5812A reduces electromagnetic interference (EMI) at the clock source, allowing system wide reduction of EMI of down stream clock and data dependent signals. The ASM3P5812A allows significant system cost savings by reducing the number of circuit board layers ferrite beads, shielding and other passive components that are traditionally required to pass EMI regulations.


The ASM3P5812A uses the most efficient and optimized modulation profile approved by the FCC and is implemented in a proprietary all digital method.

The ASM3P5812A modulates the output of a single PLL in order to “spread” the bandwidth of a synthesized clock, and more importantly, decreases the peak amplitudes of its harmonics. This results in significantly lower system EMI compared to the typical narrow band signal produced by oscillators and most frequency generators. Lowering EMI by increasing a signal’s bandwidth is called ‘spread spectrum clock generation’.

## Applications


The ASM3P5812A is targeted towards EMI management for high speed digital applications such as PC peripheral devices, consumer electronics and embedded controller systems.

## Block Diagram





**Pin Configuration**



**Pin Description**

Pin#	Pin Name	Type	Description
1	XIN	I	Crystal connection or external reference frequency input. This pin has dual functions. It can be connected to either an external crystal or an external reference clock.
2	VSS	P	Ground to entire chip.
3	NC		No Connect.
4	NC		No Connect.
5	MODOUT	O	Spread spectrum low EMI output.
6	NC		No Connect.
7	VDD	P	Power supply for the entire chip (3.3V).
8	XOUT	I	Crystal connection. If using an external reference clock, this pin must be left unconnected.



## rev 1.0

## Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
VDD, VIN	Voltage on any pin with respect to GND	-0.5 to + 7.0	V
TSTG	Storage temperature	-65 to +125	°C
TA	Operating temperature	0 to 70	°C

Note: These are stress ratings only and functional operation is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## DC Electrical Characteristics

Symbol	Parameter	Min	Typ	Max	Unit
V <sub>IL</sub>	Input low voltage	GND - 0.3	-	TBD	V
V <sub>IH</sub>	Input high voltage	TBD	-	V <sub>DD</sub> + 0.3	V
I <sub>IL</sub>	Input low current	TBD			μA
I <sub>IH</sub>	Input high current	TBD			μA
I <sub>XOL</sub>	XOUT Output Low Current (@0.4V, V <sub>DD</sub> =3.3V)	TBD			mA
I <sub>XOH</sub>	XOUT Output High Current (@ 2.5V, V <sub>DD</sub> =3.3V)	TBD			mA
V <sub>OL</sub>	Output low voltage (V <sub>DD</sub> = 3.3V, I <sub>OL</sub> = 4mA)	TBD			V
V <sub>OH</sub>	Output high voltage (V <sub>DD</sub> = 3.3V, I <sub>OH</sub> = 4mA)	TBD			V
I <sub>CC</sub>	Dynamic supply current normal mode (3.3V and 10pF loading)	TBD			mA
I <sub>DD</sub>	Static supply current standby mode	TBD			μA
V <sub>DD</sub>	Operating voltage	TBD	3.3	TBD	V
t <sub>ON</sub>	Power up time (first locked clock cycle after power up)	-	TBD	-	mS
Z <sub>OUT</sub>	Clock out impedance	-	TBD	-	Ω




## AC Electrical Characteristics

Symbol	Parameter	Min	Typ	Max	Unit
XIN	Input frequency	10	16.6	20	MHz
MODOUT	Output frequency	20	33.2	40	MHz
$t_{LH}^*$	Output rise time (measured at 0.8V to 2.0V)	TBD			ns
$t_{HL}^*$	Output fall time (measured at 2.0V to 0.8V)	TBD			ns
$t_{JC}$	Jitter (cycle to cycle)	-	-	TBD	ps
$t_D$	Output duty cycle	-	TBD	-	%
$t_{LH}$ and $t_{HL}$ are measured into a capacitive load of 15pF					



Package Information


8-Pin SOIC



Symbol	Dimensions in inches		Dimensions in millimeters	
	Min	Max	Min	Max
A	0.057	0.071	1.45	1.80
A1	0.004	0.010	0.10	0.25
A2	0.053	0.069	1.35	1.75
B	0.012	0.020	0.31	0.51
C	0.004	0.01	0.10	0.25
D	0.186	0.202	4.72	5.12
E	0.148	0.164	3.75	4.15
e	0.050 BSC		1.27 BSC	
H	0.224	0.248	5.70	6.30
L	0.012	0.028	0.30	0.70
θ	0°	8°	0°	8°



8-Pin TSSOP



Symbol	Dimensions in inches		Dimensions in millimeters	
	Min	Max	Min	Max
A	0.047			1.10
A1	0.002	0.006	0.05	0.15
A2	0.031	0.041	0.80	1.05
B	0.007	0.012	0.19	0.30
C	0.004	0.008	0.09	0.20
D	0.114	0.122	2.90	3.10
E	0.169	0.177	4.30	4.50
e	0.026 BSC		0.65 BSC	
H	0.244	0.260	6.20	6.60
L	0.018	0.030	0.45	0.75
θ	0°	8°	0°	8°



Alliance Semiconductor Corporation  
2595, Augustine Drive,  
Santa Clara, CA 95054  
Tel# 408-855-4900  
Fax: 408-855-4999  
www.alsc.com

Copyright © Alliance Semiconductor  
All Rights Reserved  
Preliminary Information  
Part Number: ASM3P5812A  
Document Version: v1.0

© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warranty to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as expressly agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights, mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.