

TYPES SN54LS168A SN54LS169A, SN54S168, SN54S169, SN74LS168A, SN74LS169A, SN74S168, SN74S169 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

BULLETIN NO. DL-S 7712068, OCTOBER 1976—REVISED AUGUST 1977


'LS168A, 'S168 . . . SYNCHRONOUS UP/DOWN DECADE COUNTERS
'LS169A, 'S169 . . . SYNCHRONOUS UP/DOWN BINARY COUNTERS

Programmable Look-Ahead Up/Down Binary/Decade Counters

- Fully Synchronous Operation for Counting and Programming
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Fully Independent Clock Circuit

TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY		TYPICAL POWER DISSIPATION
	COUNTING UP	COUNTING DOWN	
'LS168A, 'LS169A	35 MHz	35 MHz	100 mW
'S168, 'S169	70 MHz	55 MHz	500 mW

SERIES SN54LS*, SN54S* . . . J OR W PACKAGE
SERIES SN74LS*, SN74S* . . . J OR N PACKAGE
(TOP VIEW)



description

These synchronous presettable counters feature an internal carry look-ahead for cascading in high-speed counting applications. The 'LS168A and 'S168 are decade counters and the 'LS169A and 'S169 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple-clock) counters. A buffered clock input triggers the four master-slave flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; that is, the outputs may each be preset to either level. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a carry output. Both count enable inputs (\bar{P} and \bar{T}) must be low to count. The direction of the count is determined by the level of the up/down input. When the input is high, the counter counts up; when low, it counts down. Input \bar{T} is fed forward to enable the carry output. The carry output thus enabled will produce a low-level output pulse with a duration approximately equal to the high portion of the Q_A output when counting up and approximately equal to the low portion of the Q_A output when counting down. This low-level overflow carry pulse can be used to enable successive cascaded stages. Transitions at the enable \bar{P} or \bar{T} inputs are allowed regardless of the level of the clock input. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. Changes at control inputs (enable \bar{P} , enable \bar{T} , load, up/down) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.


The 'LS168A and 'LS169A are completely new designs. Compared to the original 'LS168 and 'LS169, they feature 0-nanosecond minimum hold time and reduced input currents I_{IH} and I_{IL} .

TYPES SN54LS168A, SN54LS169A, SN74LS168A, SN74LS169A SYNCHRONOUS 4-BIT UP/DOWN COUNTERS


REVISED AUGUST 1977

functional block diagrams

SN54LS169A, SN74LS169A, BINARY COUNTERS




SN54LS168A, SN74LS168A, DECADE COUNTERS




TYPES SN54S168, SN54S169, SN74S168, SN74S169 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

functional block diagrams

SN54S169, SN74S169 BINARY COUNTERS



SN54S168, SN74S168 DECADE COUNTERS




TYPES SN54LS168A, SN54S168, SN74LS168A, SN74S168 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

'LS168A, 'S168 DECADE COUNTERS

typical load, count, and inhibit sequences

Illustrated below is the following sequence:

1. Load (preset) to BCD seven
2. Count up to eight, nine (maximum), zero, one, and two
3. Inhibit
4. Count down to one, zero (minimum), nine, eight, and seven



7


TYPES SN54LS169A, SN54S169, SN74LS169A, SN74S169 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

'LS169A, 'S169 BINARY COUNTERS

typical load, count, and inhibit sequences



Illustrated below is the following sequence:

1. Load (preset) to binary thirteen
2. Count up to fourteen, fifteen (maximum), zero, one, and two
3. Inhibit
4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen



TYPES SN54LS168A, SN54LS169A, SN74LS168A, SN74LS169A SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS168A, SN54LS169A	-55°C to 125°C
SN74LS168A, SN74LS169A	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54LS168A SN54LS169A			SN74LS168A SN74LS169A			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I_{OH}				-400		-400	μA
Low-level output current, I_{OL}				4		8	mA
Clock frequency, f_{clock}	0	25	0	25		25	MHz
Width of clock pulse, $t_w(\text{clock})$ (high or low) (see Figure 1)	25			25			ns
Setup time, t_{su} (see Figure 1)	Data inputs A, B, C, D	20		20			ns
	Enable \bar{P} or \bar{T}	20		20			
	Load	25		25			
	Up/Down	30		30			
Hold time at any input with respect to clock, t_h (see Figure 1)	0			0			ns
Operating free-air temperature, T_A	-55		125	0	70		$^{\circ}\text{C}$

TENTATIVE DATA

This page provides tentative information on a new product. Texas Instruments reserves the right to change specifications for this product in any manner without notice.

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TYPES SN54LS168A, SN54LS169A, SN74LS168A, SN74LS169A SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ^t	SN54LS168A			SN74LS168A			UNIT	
		SN54LS169A			SN74LS169A				
		MIN	TYP [#]	MAX	MIN	TYP [#]	MAX		
V _{IH} High-level input voltage		2		2				V	
V _{IL} Low-level input voltage				0.7			0.8	V	
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = -18 mA			-1.5			-1.5	V	
V _{OH} High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = V _{IL} max, I _{OH} = -400 μ A	2.5	3.4		2.7	3.4		V	
V _{OL} Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = V _{IL} max	I _{OL} = 4 mA	0.25	0.4	0.25	0.4		V	
		I _{OL} = 8 mA			0.35	0.5			
I _I Input current at maximum input voltage	A, B, C, D, \bar{P} , U/D			0.1			0.1	mA	
	Clock, \bar{T}	V _{CC} = MAX, V _I = 7 V		0.1			0.1		
	Load			0.2			0.2		
I _{IH} High-level input current	A, B, C, D, \bar{P} , U/D			20			20	μ A	
	Clock, \bar{T}	V _{CC} = MAX, V _I = 2.7 V		20			20		
	Load			40			40		
I _{IIL} Low-level input current	A, B, C, D, \bar{P} , U/D			-0.4			-0.4	mA	
	Clock, \bar{T}	V _{CC} = MAX, V _I = 0.4 V		-0.4			-0.4		
	Load			-0.8			-0.8		
I _{OS} Short-circuit output current [§]	V _{CC} = MAX		-20	-100	-20	-100		mA	
I _{CC} Supply current	V _{CC} = MAX, See Note 2		20	34	20	34		mA	

^tFor conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[#]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: I_{CC} is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs open.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER ^f	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}			C _L = 15 pF, R _L = 2 k Ω , See Figures 2 and 3 and Note 3	25	32		MHz
t _{PLH}	Clock	Ripple carry		23	35		ns
t _{PHL}		Any Q		23	35		ns
t _{PLH}	Clock	Any Q		13	20		ns
t _{PHL}		Ripple carry		15	23		ns
t _{PLH}	Enable \bar{T}	Ripple carry		10	14		ns
t _{PHL}		Ripple carry		10	14		ns
t _{PLH⁰}	Up/Down	Ripple carry		17	25		ns
t _{PHL⁰}		Ripple carry		19	29		ns

^ff_{max} ≡ Maximum clock frequency

^tt_{PLH} ≡ Propagation delay time, low-to-high-level output.

^tt_{PHL} ≡ Propagation delay time, high-to-low-level output.

^oPropagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transition will be in phase. If the count is maximum (9 for 'LS168A or 15 for 'LS169A), the ripple carry output will be out of phase.

NOTE 3: Load circuit is shown on page 3-11.

TENTATIVE DATA

This page provides tentative information on a new product. Texas Instruments reserves the right to change specifications for this product in any manner without notice.

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222


TYPES SN54S168, SN54S169, SN74S168, SN74S169

SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

REVISED AUGUST 1977


schematics of inputs and outputs

EQUIVALENT OF EACH INPUT



Enable \bar{P} or \bar{T} inputs: $R_{eq} = 1.4 \text{ k}\Omega \text{ NOM}$
Other inputs: $R_{eq} = 2.8 \text{ k}\Omega \text{ NOM}$

TYPICAL OF ALL OUTPUTS



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 4)	7 V
Input voltage	5.5 V
Interemitter voltage (see Note 5)	5.5 V
Operating free-air temperature range: SN54S168, SN54S169 (see Note 6)	-55°C to 125°C
SN74S168, SN74S169	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

7

	SN54S168			SN74S168			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I_{OH}		-1			-1		mA
Low-level output current, I_{OL}		20			20		mA
Clock frequency, f_{clock}	0	40		0	40		MHz
Width of clock pulse, $t_w(clock)$ (high or low) (see Figure 1)	10			10			ns
Setup time, t_{SU} (see Figure 1)	Data inputs A, B, C, D	4		4			ns
	Enable \bar{P} or \bar{T}	14		14			
	Load	6		6			
	Up/Down	20		20			
Hold time at any input with respect to clock, t_h (see Figure 1)	1			1			ns
Operating free-air temperature, T_A (see Note 6)	-55	125	0	0	70		°C

- NOTES:
- 4. Voltage values, except interemitter voltage, are with respect to network ground terminal.
 - 5. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the count enable inputs \bar{P} and \bar{T} .
 - 6. An SN54S168 or SN54S169 in the W package operating at free-air temperatures above 91°C requires a heat sink that provides a thermal resistance from case to free-air, $R_{\theta CA}$, of not more than 26°C/W.

TYPES SN54S168, SN54S169, SN74S168, SN74S169

SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	SN54S168 SN54S169			SN74S168 SN74S169			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IH} High-level input voltage		2			2			V
V _{IL} Low-level input voltage			0.8			0.8		V
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = -18 mA		-1.2			-1.2		V
V _{OH} High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -1 mA	2.5	3.4		2.7	3.4		V
V _{OL} Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 20 mA		0.5			0.5		V
I _I Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V		1			1		mA
I _{II} High-level input current	Enable \bar{T}		100			100		μ A
	Other inputs	V _{CC} = MAX, V _I = 2.7 V	50			50		
I _{IL} Low-level input current	Enable \bar{T}	V _{CC} = MAX, V _I = 0.5 V	-4			-4		mA
	Other inputs		-2			-2		
I _{OS} Short-circuit output current [§]	V _{CC} = MAX	-40	-100	-40	-100	-40	-100	mA
I _{CC} Supply current	V _{CC} = MAX, See Note 2	100	160		100	160		mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: I_{CC} is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs open.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER [¶]	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	UP/DOWN = HIGH			UP/DOWN = LOW			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
f _{max}				40	70	55	40	55		MHz
t _{PLH}	Clock	Ripple carry		14	21		14	21		
t _{PHL}				20	28		20	28		ns
t _{PLH}	Clock	Any Q		8	15		8	15		
t _{PHL}				11	15		11	15		ns
t _{PLH}	Enable \bar{T}	Ripple carry		7.5	11		6	12		
t _{PHL}				15	22		15	25		ns
t _{PLH} [◊]	Up/Down	Ripple carry		9	15		8	15		
t _{PHL} [◊]				10	15		16	22		ns

[¶]f_{max} ≡ maximum clock frequency

[§]t_{PLH} ≡ propagation delay time, low-to-high-level output


[◊]t_{PHL} ≡ propagation delay time, high-to-low-level output

[§]Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transition will be in phase. If the count is maximum (9 for 'S168 or 15 for 'S169), the ripple carry output will be out of phase.

NOTE 7: Load circuit is shown on page 3-10.

TYPES SN54LS168A, SN54LS169A, SN54S168, SN54S169, SN74LS168A, SN74LS169A, SN74S168, SN74S169 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS


PARAMETER MEASUREMENT INFORMATION



7

- NOTES:**
- A. The input pulses are supplied by a generator having the following characteristics: PRR ≤ 1 MHz, duty cycle $\leq 50\%$, $Z_{out} \approx 50 \Omega$; for 'LS168A and 'LS169A, $t_r \leq 15$ ns, $t_f \leq 6$ ns, and for 'S168 and 'S169, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 - B. For 'LS168A and 'LS169A, $V_{ref} = 1.3$ V; for 'S168 and 'S169, $V_{ref} = 1.6$ V.

FIGURE 1—PULSE WIDTHS, SETUP TIMES, HOLD TIMES




- NOTES:**
- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, duty cycle $\leq 50\%$, $Z_{out} \approx 50 \Omega$; for 'LS168A and 'LS169A, $t_r \leq 15$ ns, $t_f \leq 6$ ns; and for 'S168 and 'S169, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 - B. t_{PLH} and t_{PHL} from enable \bar{T} input to ripple carry output assume that the counter is at the maximum count (Q_A and Q_D high) for 'LS168A and 'S168, all Q outputs high for 'LS169A and 'S169.
 - C. For 'LS168A and 'LS169A, $V_{ref} = 1.3$ V; for 'S168 and 'S169, $V_{ref} = 1.6$ V.
 - D. Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0) the ripple carry output transition will be in phase. If the count is maximum (9 for 'LS168A and 'S168, or 15 for 'LS169A and 'S169) the ripple carry output will be out of phase.

FIGURE 2—PROPAGATION DELAY TIMES TO CARRY OUTPUT

TYPES SN54LS168A, SN54LS169A, SN54S168, SN54S169, SN74LS168A, SN74LS169A, SN74S168, SN74S169 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

PARAMETER MEASUREMENT INFORMATION



UP-COUNT VOLTAGE WAVEFORMS

- NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR ≤ 1 MHz, duty cycle $\leq 50\%$, Z_{out} $\approx 50 \Omega$; for 'LS168A and 'LS169A, t_r ≤ 1 ns, t_f ≤ 6 ns; and for 'S168 and 'S169, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns. Vary PRR to measure t_{max}.
 B. Outputs Q_D and carry are tested at t_{n+10} for the 'LS168A and 'S168, and at t_{n+16} for the 'LS169A and 'S169, where t_n is the bit-time when all outputs are low.
 C. For 'LS168A and 'LS169A, V_{ref} = 1.3 V; for 'S168 and 'S169, V_{ref} = 1.5 V.

FIGURE 3—PROPAGATION DELAY TIMES FROM CLOCK