

**HCT540 OCTAL BUS BUFFER WITH INVERTED 3-STATE OUTPUTS**  
**HCT541 OCTAL BUS BUFFER WITH NON INVERTED 3-STATE OUTPUTS**

S G S-THOMSON


- LOW POWER DISSIPATION  
 $I_{CC} = 4 \mu A$  (MAX.) at  $T_A = 25^\circ C$
- COMPATIBLE WITH TTL OUTPUTS  
 $V_{IH} = 2 V$  (MIN.)  $V_{IL} = 0.8 V$  (MAX.)
- OUTPUT DRIVE CAPABILITY  
 15 LSTTL LOADS
- SYMMETRICAL OUTPUT IMPEDANCE  
 $|I_{OH}| = I_{OL} = 6 mA$  (MIN.)
- BALANCED PROPAGATION DELAYS  
 $t_{PLH} = t_{PHL}$
- PIN AND FUNCTION COMPATIBLE  
 WITH 54/74LST540/541

**DESCRIPTION**

The M54/74HCT540 and M54/74HCT541 are high speed CMOS OCTAL BUS BUFFER fabricated in silicon gate C<sup>2</sup>MOS technology. They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

These devices may be used as level converters for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels.


The M54/74HCT540 is a non-inverting type. The M54/74HCT541 is an inverting type. If either G1 or G2 are high, the terminal outputs are in the high-impedance state.



All inputs are equipped with protection circuits against static discharge and transient excess voltage.


**NOTICE FOR APPLICATION**

IT IS PROHIBITED TO APPLY A SIGNAL TO BUS TERMINAL WHEN IT IS IN OUTPUT MODE. AND WHEN A BUS TERMINAL IS FLOATING (HIGH IMPEDANCE STATE), IT IS REQUESTED TO FIX THE INPUT LEVEL BY MEANS OF EXTERNAL PULL DOWN OR PULL UP RESISTOR.

**PIN CONNECTION**

SGS-THOMSON

CHIP CARRIER




TRUTH TABLE

INPUTS			OUTPUTS	
$\overline{G1}$	$\overline{G2}$	$A_n$	$Y_n^*$	$\overline{Y_n}^*$
H	X	X	Z	Z
X	H	X	Z	Z
L	L	H	L	L
L	L	L	L	H

X: DONT'T CARE  
 Z: HIGH IMPEDANCE  
 \*:  $Y_n \dots$  HCT541  
 $\overline{Y_n} \dots$  HCT540

CIRCUIT DIAGRAM (Per Circuit)





## DC SPECIFICATIONS (Continued)

S G S-THOMSON

Symbol	Parameter	V <sub>CC</sub>	Test Condition	T <sub>A</sub> = 25°C 54HC and 74HC			-40 to 85°C 74HC		-55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
I <sub>OZ</sub>	3-State Output Off-State Current	5.5	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>OUT</sub> = V <sub>CC</sub> or GND	—	—	±0.5	—	±5.0	—	±10.0	μA
I <sub>IN</sub>	Input Leakage Current	5.5	V <sub>IN</sub> = V <sub>CC</sub> or GND	—	—	±0.1	—	±1	—	±1	μA
I <sub>CC</sub>	Quiescent Supply Current	5.5	V <sub>I</sub> = V <sub>CC</sub> or GND	—	—	4.0	—	40	—	80	μA
I <sub>CC</sub>			Per input: V <sub>IN</sub> = 0.5V or 2.4V Other input: V <sub>CC</sub> or GND	—	—	2.0	—	2	—	3.0	mA


AC ELECTRICAL CHARACTERISTICS (C<sub>L</sub> = 50pF, Input t<sub>r</sub> = t<sub>f</sub> = 6ns)

Symbol	Parameter	V <sub>CC</sub>	Test Condition	T <sub>A</sub> = 25°C 54HC and 74HC			-40 to 85°C 74HC		-55 to 125°C 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
t <sub>TLH</sub> t <sub>THL</sub>	Output Transition Time	4.5		—	7	12	—	15	—	18	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time	4.5	M54/74HCT540	—	16	26	—	33	—	39	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time	4.5	M54/74HCT541	—	19	30	—	38	—	45	ns
t <sub>pZL</sub> t <sub>pZH</sub>	Output Enable Time	4.5	R <sub>L</sub> = 1kΩ	—	23	36	—	45	—	54	ns
t <sub>PLZ</sub> t <sub>PHZ</sub>	Output Disable Time	4.5	R <sub>L</sub> = 1kΩ	—	23	33	—	41	—	50	ns
C <sub>IN</sub>	Input Capacitance			—	5	10	—	10	—	10	pF
C <sub>OUT</sub>	Output Capacitance			—	10	—	—	—	—	—	pF
C <sub>PD</sub> (*)	Power Dissipation Capacitance		M54/74HCT540	—	37	—	—	—	—	—	pF
			M54/74HCT541	—	39	—	—	—	—	—	

Note (\*) C<sub>PD</sub> is defined as the value of IC's internal equivalent capacitance which is calculated from the operating current consumption without load (refer to Test circuit).

Average operating current is: I<sub>CC(opr.)</sub> = C<sub>PD</sub> · V<sub>CC</sub> · f<sub>IN</sub> + I<sub>CC</sub>/8 (per Gate)

**SWITCHING CHARACTERISTICS TEST CIRCUIT AND WAVEFORM**



SGS-THOMSON

**TEST CIRCUIT  $I_{CC}$  (Opr.)**

