

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

Pipeline Burst Mode 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

MITSUBISHI LSIs

**M5M4V18167CTP-5,-6,-7,
-5S,-6S,-7S**

DESCRIPTION

The M5M4V18167CTP is pipeline burst dynamic RAM organized 1048574-words by 16-bits. This is fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low cost are essential.

The use of double-layer metal process combined with twin-well CMOS technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

FEATURES

Type name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	OE access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
M5M4V18167CTP-5,-5S	50	10	25	10	90	540
M5M4V18167CTP-6,-6S	60	11.6	30	12	110	450
M5M4V18167CTP-7,-7S	70	15	35	15	130	390

- Standard 50 pin TSOP
- Single 3.3V +0.3V, -0.15V supply (3.15V~3.6V)
- Low stand-by power dissipation
1.8mW (Max)CMOS Input level
- Low operating power dissipation
M5M4V18167CTP- 5,-5S650.0mW (Max)
M5M4V18167CTP- 6,-6S540.0mW (Max)
M5M4V18167CTP- 7,-7S470.0mW (Max)
- Pipeline Burst mode , RAS-only refresh, CAS before RAS refresh, Hidden refresh capabilities
- Early-write mode and OE to control output buffer impedance
All inputs, output LVTTL compatible and low capacitance
- 1024 refresh cycles every 16.4ms (A0~A8)
- *: Applicable to self refresh version (M5M4V18167CTP-5S,-6S,-7S: option) only


APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT

PIN DESCRIPTION

Pin name	Function
A0~A8	Address inputs
DQ1~DQ16	Data inputs / outputs
RAS	Row address strobe input
UCAS	Upper byte control column address strobe input
LCAS	Lower byte control column address strobe input
W	Write control input
OE	Output enable input
Vcc	Power supply (+3.3V)
Vss	Ground (0V)

PIN CONFIGURATION (TOP VIEW)



Outline 50P3G-F (400mil TSOP Normal Bend)

NC: NO CONNECTION

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

M5M4V18167CTP-5,-6,-7,-5S,-6S,-7S

PIPELINE BURST MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

FUNCTION


The M5M4V18167CTP provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g.,

pipeline burst mode, RAS only refresh. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs					Input/Output	
	RAS	LCAS	UCAS	W	OE	DQ1~DQ8	DQ9~DQ16
Lower byte read	ACT	ACT	NAC	NAC	ACT	DOUT	OPN
Upper byte read	ACT	NAC	ACT	NAC	ACT	OPN	DOUT
Word read	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
Lower byte write	ACT	ACT	NAC	ACT	NAC	DIN	DNC
Upper byte write	ACT	NAC	ACT	ACT	NAC	DNC	DIN
Word write	ACT	ACT	ACT	ACT	NAC	DIN	DIN
RAS-only refresh	ACT	NAC	NAC	DNC	DNC	OPN	OPN
Hidden refresh	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
CAS before RAS refresh	ACT	ACT	ACT	DNC	DNC	OPN	OPN
Stand-by	NAC	DNC	DNC	DNC	DNC	OPN	OPN

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : Invalid, APD : applied, OPN : open



PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.


MITSUBISHI LSIs
M5M4V18167CTP-5,-6,-7,-5S,-6S,-7S

PIPELINE BURST MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Burst Address Sequence Table

	INTERLEAVE				LINEAR			
1st	X..X00	X..X01	X..X10	X..X11	X..X00	X..X01	X..X10	X..X11
2nd	X..X01	X..X00	X..X11	X..X10	X..X01	X..X10	X..X11	X..X00
3rd	X..X10	X..X11	X..X00	X..X01	X..X10	X..X11	X..X00	X..X01
4th	X..X11	X..X10	X..X01	X..X00	X..X11	X..X00	X..X01	X..X10

Burst Address Sequence Set Cycle



Don't care

Note 1: Address Table for Burst address sequence setting cycle.

	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Linear	X	X	L	L	H	L	L	L	L	L
Interleave	X	X	L	L	H	L	L	L	L	H

2: The burst sequence will remain set until the device power is interrupted or another Burst address sequence setting cycle.

3: A RAS only or CBR refresh cycle must follow the Burst address setting cycle to exit the programming mode.

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

Pipeline Burst Mode 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to Vss	-0.5~4.6	V
Vi	Input voltage		-0.5~4.6	V
Vo	Output voltage		-0.5~4.6	V
Io	Output current		50	mA
Pd	Power dissipation	Ta=25°C	1000	mW
Topr	Operating temperature		0~70	°C
Tstg	Storage temperature		-65~150	°C

RECOMMENDED OPERATING CONDITIONS (Ta=0~70°C, unless otherwise noted) (Note 4)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
Vcc	Supply voltage	3.15	3.3	3.6	V
Vss	Supply voltage	0	0	0	V
VIH	High-level input voltage, all inputs	2.0	Vcc+0.3	V	
VIL	Low-level input voltage, all inputs	-0.3	0.8	V	

Note 4 : All voltage values are with respect to Vss.

ELECTRICAL CHARACTERISTICS (Ta=0~70 °C, Vcc=3.15V~3.6V, Vss=0V, unless otherwise noted) (Note 5)

Symbol	Parameter	Test conditions			Limits		Unit
		Min	Typ	Max	Min	Max	
VOH	High-level output voltage	IOL=-2.0mA	2.4	Vcc	V		
VOL	Low-level output voltage	IOL=2.0mA	0	0.4	V		
Ioz	Off-state output current	Q floating 0V≤VOUT≤3.3V	-10	10	μA		
Ii	Input current	0V≤VIN≤3.6V, Other Inputs pins=0V	-10	10	μA		
Icc1 (AV)	Average supply current from Vcc, operating (Note 6,7,8)	M5M4V18167C-5,-5S M5M4V18167C-6,-6S M5M4V18167C-7,-7S	RAS, CAS cycling tRC=tWC=min. output open	180 150 130			mA
	Supply current from Vcc, stand-by (Note 8)		RAS=CAS=VIH, output open	2			
	Supply current from Vcc, stand-by (Note 9)		RAS=CAS≥Vcc -0.2 V	0.5			
Icc2*	Average supply current from Vcc, refreshing (Note 6,8)	M5M4V18167C-5,-5S M5M4V18167C-6,-6S M5M4V18167C-7,-7S	RAS=CAS≥Vcc -0.2 V RAS cycling, CAS=VIH tRC=min. output open	150 180 150 130			mA
	Average supply current from Vcc, Pipeline-Burst-Mode (Note 6,7)	M5M4V18167C-5,-5S M5M4V18167C-6,-6S M5M4V18167C-7,-7S	RAS=VIL, CAS cycling tRC=min. output open	150 140 120			
	Average supply current from Vcc CAS before RAS refresh mode (Note 6)	M5M4V18167C-5,-5S M5M4V18167C-6,-6S M5M4V18167C-7,-7S	CAS before RAS refresh cycling tRC=min. output open	180 150 130			
Icc3(AV) *	Average supply current from Vcc Extended-Refresh-Mode (Note 9)		RAS cycling CAS≤0.2V or CAS before RAS refresh cycling (W,OE,Ao~A9≤0.2V or ≥Vcc-0.2V) DQ=open, tRC=125 μs, tRAS=tRAS min.~1 μs		300	μA	
Icc4(AV) *	Average supply current from Vcc Self-Refresh-Mode (Note 9)		RAS=CAS≤0.2V, output open		200	μA	

Note 5: Current flowing into an IC is positive, out is negative.

6:Icc1 (AV), Icc3 (AV) and Icc4 (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

7:Icc1 (AV) and Icc4 (AV) are dependent on output loading. Specified values are obtained with the output open.

8:Column Address can be changed once or less while RAS=VIL and LCAS/UCAS=VIH .

9:An initial pause of 500 μs is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock such as RAS-Only refresh).

Note the RAS may be cycled during the initial pause . And any 8 RAS or RAS/CAS cycles are required after prolonged periods (greater than 16.4 ms) of RAS inactivity before proper device operation is achieved.

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI LSIs
M5M4V18167CTP-5,-6,-7,-5S,-6S,-7S

Pipeline Burst Mode 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

CAPACITANCE ($T_a=0\sim70^\circ C$, $V_{cc}=3.15V\sim3.6V$, $V_{ss}=0V$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$C_i(A)$	Input capacitance, address inputs	$V_i=V_{ss}$ $f=1MHz$ $V_i=25mVrms$			5	pF
$C_i(\overline{OE})$	Input capacitance, \overline{OE} input				7	pF
$C_i(W)$	Input capacitance, write control input				7	pF
$C_i(\overline{RAS})$	Input capacitance, \overline{RAS} input				7	pF
$C_i(\overline{CAS})$	Input capacitance, \overline{CAS} input				7	pF
$C_{i/o}$	Input/Output capacitance, data ports				7	pF


SWITCHING CHARACTERISTICS ($T_a=0\sim70^\circ C$, $V_{cc}=3.15V\sim3.6V$, $V_{ss}=0V$, unless otherwise noted, see notes 10,11)

Symbol	Parameter	Limits						Unit	
		M5M4V18167C-5,-SS		M5M4V18167C-6,-6S		M5M4V18167C-7,-7S			
		Min	Max	Min	Max	Min	Max		
t_{CAC}	Access time from \overline{CAS}	(Note 12)	10		11.6		15	ns	
t_{RAC}	Access time from \overline{RAS}	(Note 13)	50		60		70	ns	
t_{AA}	Column address access time	(Note 14)	25		30		35	ns	
t_{CPA}	Access time from \overline{CAS} precharge	(Note 15)	30		35		40	ns	
t_{OE}	Access time from \overline{OE}		10		12		15	ns	
t_{DHO}	Data hold time from \overline{CAS} Low		3		3		3	ns	
t_{OLZ}	Output low impedance time from \overline{OE} low		3		3		3	ns	
t_{CLZ}	Output low impedance time from \overline{CAS} low		3		3		3	ns	
t_{OEZ}	Output disable time after \overline{OE} high	(Note 16)	4	10	4	10	4	15	ns
t_{WEZ}	Output disable time after \overline{WE} low	(Note 16)	4	10	4	10	4	15	ns
t_{OFF}	Output disable time after \overline{CAS} high	(Note 16,17)	4	10	4	10	4	15	ns
t_{REZ}	Output disable time after \overline{RAS} high	(Note 16,17)	4	10	4	10	4	15	ns


Note 10: AC Measurements $tT=2ns$.

11: AC Characteristics test condition


(1) Input timing Specification



(2) Output timing Specification



(3) Output Load



Note 12: Assumes that $t_{RCD} \geq t_{RCD(max)}$ and $t_{ASC} \geq t_{ASC(max)}$ and $t_{CP} \geq t_{CP(max)}$.

13: Assumes that $t_{RCD} \leq t_{RCD(max)}$ and $t_{RAD} \leq t_{RAD(max)}$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by amount that t_{RCD} exceeds the value shown.

14: Assumes that $t_{RAD} \geq t_{RAD(max)}$ and $t_{ASC} \leq t_{ASC(max)}$.

15: Assumes that $t_{CP} \leq t_{CP(max)}$ and $t_{ASC} \geq t_{ASC(max)}$.

16: t_{OEZ} (max), t_{WEZ} (max), t_{OFF} (max) and t_{REZ} (max) defines the time at which the output achieves the high impedance state ($|I_{OUT}| \leq 10 \mu A$) and is not reference to $V_{OH(min)}$ or $V_{OL(max)}$.

17: Output is disabled after both \overline{RAS} and \overline{CAS} go to high.

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

Pipeline Burst Mode 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM**TIMING REQUIREMENTS (for Read, Write, and Refresh Cycles)**

(Ta=0~70°C, Vcc = 3.15V~3.6V, Vss=0V, unless otherwise noted, See notes 10,11)

Symbol	Parameter	Limits						Unit	
		M5M4V18167C-5,SS		M5M4V18167C-6,SS		M5M4V18167C-7,SS			
		Min	Max	Min	Max	Min	Max		
tRP	RAS high pulse width	30		40		50		ns	
tRCD	Delay time, RAS low to CAS low (Note18)	18	25	20	31.8	20	40	ns	
tCRP	Delay time, CAS high to RAS low	10		10		10		ns	
tRPC	Delay time, RAS high to CAS low	5		5		5		ns	
tCPN	CAS high pulse width	10		10		10		ns	
tRAD	Column address delay time from RAS low (Note19)	15	25	15	30	15	35	ns	
tASR	Row address setup time before RAS low	1.5		1.5		1.5		ns	
tASC	Column address setup time before CAS low (Note20)	1.5		1.5		1.5		ns	
tRAH	Row address hold time after RAS low	8.5		8.5		8.5		ns	
tCAH	Column address hold time after CAS low	8.5		8.5		8.5		ns	
tdzc	Delay time, data to CAS low (Note21)	0		0		0		ns	
tdzo	Delay time, data to OE low (Note21)	0		0		0		ns	
trdd	Delay time, RAS high to data (Note22)	13		15		20		ns	
tcdd	Delay time, CAS high to data (Note22)	13		15		20		ns	
ttdd	Delay time, OE high to data (Note22)	13		15		20		ns	
trc	Read cycle time	90		110		130		ns	
tras	RAS low pulse width	50	10000	60	10000	70	10000	ns	
tcas	CAS low pulse width	5	10000	5	10000	5	10000	ns	
trcs	Read Setup time before CAS low	3		3		3		ns	
trch	Read hold time after CAS high (Note 23)	5		5		5		ns	
trrh	Read hold time after RAS high (Note 23)	10		10		10		ns	
trrh	RAS hold time after OE low	13		15		20		ns	
toch	CAS hold time after OE low	13		15		20		ns	
twcs	Write setup time before CAS low	3		3		3		ns	
twch	Write hold time after CAS low	5		5		5		ns	
twep	Write pulse width	7		7		7		ns	
tcrw	CAS Low to RAS High (Required only for Write Cycle)	15		15		15		ns	
tds	Data setup time before CAS low or W low	3		3		3		ns	
tdh	Data hold time after CAS low or W low	5		5		5		ns	
tr	Transition time	1.5	50	1.5	50	1.5	50	ns	
tref	Refresh cycle time			16.4		16.4		16.4	
tref*	Refresh cycle time			128		128		128	

Note 18: tRCD(max) is specified as a reference point only. If tRCD is less than tRCD(max), access time is tRAC. If tRCD is greater than tRCD(max), access time is controlled exclusively by tCAC or tAA.

19: tRAD(max) is specified as a reference point only. If tRAD ≥ tRAD(max) and tASC ≤ tASC(max), access time is controlled exclusively by tAA.

20: tASC(max) is specified as a reference point only. If tRCD ≥ tRCD(max) and tASC ≥ tASC(max), access time is controlled exclusively by tCAC.

21: Either tdzc or tdzo must be satisfied.

22: Either trdd or tcdd or ttdd must be satisfied.

23: Either trch or trrh must be satisfied for a read cycle.

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

PIPELINE BURST MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM**Pipeline Burst Mode Cycle (Read,Read terminated Read,Write,Write terminated Write,Read-Write,Write-Read) (Note 24)**

Symbol	Parameter	Limits						Unit	
		M5M4V18167C-5,-5S		M5M4V18167C-6,-6S		M5M4V18167C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tPC	Pipeline Burst EDO Cycle	15		16.6		20		ns	
tDOH	Output hold time from CAS low	3		3		3		ns	
tRAS	RAS low pulse width for read write cycle (Note25)	50	125000	60	125000	70	125000	ns	
tCP	CAS high pulse width (Note26)	5		5		5		ns	
tCHOL	Hold time to maintain the data Hi -Z until CAS access	7		7		7		ns	
tOEP	OE Pulse Width	7		7		7		ns	
tWEP	W Pulse Width	7		7		7		ns	
tWET	W Pulse Width (for Write command termination)	7		7		7		ns	
tWLC	W Lock out from CAS High	3		3		3		ns	

Note 24: All previously specified timing requirements and switching characteristics are applicable to their respective Hyper page mode cycle.

25: tRAS(min) is specified as two cycles of **CAS** input are performed.

26: tCP(max) is specified as a reference point only.


CAS before RAS Refresh, and WCBR Cycle (Note 27)

Symbol	Parameter	Limits						Unit	
		M5M4V18167C-5,-5S		M5M4V18167C-6,-6S		M5M4V18167C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tCSR	CAS setup time before RAS low	10		10		10		ns	
tCHR	CAS hold time after RAS low	15		15		15		ns	
tWRP	WE setup time before RAS low	10		10		10		ns	
tWRH	WE hold time after RAS low	10		10		10		ns	

Note 27: Eight or more **CAS** before **RAS** cycles instead of eight **RAS** cycles are necessary for proper operation of **CAS** before **RAS** refresh mode.

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

M5M4V18167CTP-5,-6,-7,-5S,-6S,-7S**Pipeline Burst Mode 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****Timing Diagrams (Note 28)**
Read Cycle

Note 28




Indicates the don't care input.



Indicates the invalid output.


PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

M5M4V18167CTP-5,-6,-7,-5S,-6S,-7S**Pipeline Burst Mode 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****Byte Read Cycle**


PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

M5M4V18167CTP-5,-6,-7,-5S,-6S,-7S**Pipeline Burst Mode 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****Write Cycle**


PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

M5M4V18167CTP-5,-6,-7,-5S,-6S,-7S**PIPELINE BURST MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****Byte Write Cycle**

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

M5M4V18167CTP-5,-6,-7,-5S,-6S,-7S**Pipeline Burst Mode 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****Pipeline Burst Mode Read Cycle (1)**


PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

M5M4V18167CTP-5,-6,-7,-5S,-6S,-7S


Pipeline Burst Mode 16777216-Bit (1048576-Word by 16-Bit) Dynamic RAM

Pipeline Burst Mode Byte Read Cycle (1)




PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

M5M4V18167CTP-5,-6,-7,-5S,-6S,-7S**Pipeline Burst Mode 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****Pipeline Burst Mode Read Cycle (2)**


PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

M5M4V18167CTP-5,-6,-7,-5S,-6S,-7S**PIPELINE BURST MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****Pipeline Burst Mode Read Cycle (Read Terminated Read)**


PRELIMINARY

Notice. This is not a final specification.
Some parametric limits are subject to change.

M5M4V18167CTP-5,-6,-7,-5S,-6S,-7S**Pipeline Burst Mode 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****Pipeline Burst Mode Write Cycle**


PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

Pipeline Burst Mode 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM**Pipeline Burst Mode Byte Write Cycle**

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

Pipeline Burst Mode 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM**Pipeline Burst Mode Write Cycle (Write terminated Write)**

MITSUBISHI LSIs


PRELIMINARY

PRELIMINARY
Notice. This is not a final specification.
Some parametric limits are subject to change.

M5M4V18167CTP-5,-6,-7,-5S,-6S,-7S

Pipeline Burst Mode 16777216-Bit (1048576-Word by 16-Bit) Dynamic RAM

Pipeline Burst Mode Read-Write Cycle



6249825 0029380 872




PRELIMINARY

PIPELINE

M5M4V18167CTP-5,-6,-7,-5S,-6S,-7S


Pipeline Burst Mode 16777216-bit (1048576-word by 16-bit) Dynamic RAM

Pipeline Burst Mode Byte Read-Write Cycle




PRELIMINARY

Notice. This is not a final specification.
Some parametric limits are subject to change.

M5M4V18167CTP-5,-6,-7,-5S,-6S,-7S**Pipeline Burst Mode 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****Pipeline Burst Mode Write-Read Cycle**


PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

M5M4V18167CTP-5,-6,-7,-5S,-6S,-7S**Pipeline Burst Mode 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****Pipeline Burst Mode Byte Write-Read Cycle**

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.


M5M4V18167CTP-5,-6,-7,-5S,-6S,-7S**Pipeline Burst Mode 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****RAS-only Refresh Cycle**

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.


M5M4V18167CTP-5,-6,-7,-5S,-6S,-7S**PIPELINE BURST MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM**

CAS before RAS Refresh Cycle, Extended Refresh Cycle *




PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

M5M4V18167CTP-5,-6,-7,-5S,-6S,-7S**Pipeline Burst Mode 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****Self Refresh Cycle***

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

M5M4V18167CTP-5,-6,-7,-5S,-6S,-7S**Pipeline Burst Mode 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****Upper/(Lower) Self Refresh Cycle***

PRELIMINARY

Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI LSIs
M5M4V18167CTP-5,-6,-7,-5S,-6S,-7S

PIPELINE BURST MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

SELF REFRESH SPECIFICATIONS *

Self refresh devices are denoted by "S" after speed item, like -5S / -6S / -7S. The other characteristics and requirements than the below are same as normal devices.

TIMING REQUIREMENTS ($T_a=0\sim70^\circ C$, $V_{cc}=3.15V\sim3.6V$, $V_{ss}=0V$, unless otherwise noted See notes 13,14)

Symbol	Parameter	Limits						Unit	
		M5M4V18167C-5S		M5M4V18167C-6S		M5M4V18167C-7S			
		Min	Max	Min	Max	Min	Max		
tRAS	Self Refresh RAS low pulse width	100		100		100		μs	
tRP	Self Refresh RAS high precharge time	90		110		130		ns	
tCHS	Self Refresh RAS hold time	-50		-50		-50		ns	

SELF REFRESH ENTRY & EXIT CONDITIONS

(1) In case of distributed refresh

The last / first full refresh cycles (1K) must be made within tns / tsn before / after self refresh, on the condition of $t_{ns} \leq 16.4$ ms and $t_{sn} \leq 16.4$ ms.



(2) In case of burst refresh

The last / first full refresh cycles (1K) must be made within tns / tsn before / after self refresh, on the condition of $t_{ns} + t_{sn} \leq 16.4$ ms.

