

TEXAS INSTR (ASIC/MEMORY) 25E D

APRIL 1987—REVISED APRIL 1988


- 2048 × 8 Organization
- Common I/O
- Military Temperature Range . . . -55°C to 125°C (M Suffix)
- Fast Static Operation
- Battery Back-Up Operation . . . 2-Volt Data Retention
- Maximum Access Time from Address or Chip Enable
 - '68CE16-25 . . . 25 ns
 - '68CE16-35 . . . 35 ns
 - '68CE16-45 . . . 45 ns
- Single 5-V Supply (10% Tolerance)
- Complementary Silicon Gate MOS Technology with a 6-Transistor Memory Cell
- Automatic Powerdown When Deselected
- TTL Compatible Inputs and Outputs
- 3-State Output
- Low Power Dissipation (VCC = 5.5 V)
 - Active . . . 660 mW MAX
 - Standby . . . 110 mW MAX (TTL Inputs)
 - Standby . . . 5.5 mW MAX (CMOS Inputs)
- Standard and Class B Processing
 - SM Prefix . . . Standard Processing
 - SMJ Prefix . . . Class B Processing
- Output Enable for Bus Control
- Packaging Options:
 - 24-Pin Ceramic 300-mil DIP
 - 32-Pad Leadless Ceramic Chip Carrier

description


The '68CE16 is a common I/O, 16,384-bit static random-access memory organized as 2048 words by 8 bits. This memory is fabricated using complementary MOS technology utilizing a full CMOS (six transistor cell) memory array.

The '68CE16's static design and control signals (\bar{E} , \bar{G} , and \bar{W}) remove the need for refresh circuitry and simplify timing requirements. The chip-enable pin allows for easy memory expansion and automatic power-down. This feature, in conjunction with the full CMOS array, allows for low standby power operation when the memory is deselected, greatly reducing the overall memory power requirements. The output-enable pin minimizes bus contention problems and adds flexibility.

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

JD PACKAGE
(TOP VIEW)

T-46-23-12

FG PACKAGE
(TOP VIEW)

PIN NOMENCLATURE	
A0-A10	Address Inputs
DQ1-DQ8	Data Input/Data Out
\bar{E}	Chip Enable/Power Down
G	Output Enable
GND	Ground
NC	No Connection
VCC	5-V Supply
\bar{W}	Write Enable

ADVANCE INFORMATION**Military Products**

8

Copyright © 1987, Texas Instruments Incorporated

8-187

TEXAS
INSTRUMENTS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

TEXAS INSTR (ASIC/MEMORY) 25E D

Access time from either address or chip enable is a maximum of 25, 35, or 45 ns, allowing speed upgrades for new and existing designs.

operation

addresses (A0-A10)

The 11 address inputs select one of the 2048 8-bit words in the RAM. The address inputs must be stable for the duration of a read or write cycle. The address inputs can be driven directly from standard Series 54/74 TTL with no external pull-up resistors.

chip enable/power down (\bar{E})

The chip enable/power down terminal, which can be driven directly by standard TTL circuits, affects the data-in and data-out terminals and the internal functioning of the chip itself. Whenever the chip enable/power down is low (enabled), the device is operational, input and output terminals are enabled, and data can be read or written. When the chip enable/power down terminal is high (disabled), the device is deselected and put into a reduced-power standby mode. Data is retained during standby.

write enable (\bar{W})

The read or write mode is selected through the write-enable terminal. A logic high selects the read mode; a logic low selects the write mode. \bar{W} or \bar{E} must be high when changing addresses to prevent inadvertently writing data into a memory location. The \bar{W} input can be driven directly from standard TTL circuits.

output enable (\bar{G})


The output-enable terminal affects only the data-out terminals. When output enable is at a logic high level, the output terminals are disabled to the high-impedance state. Output enable provides greater output control flexibility, simplifying data bus design.

data in/data out (DQ1-DQ8)

Data can be written into a selected device when the write-enable input is low. The DQ terminals can be driven directly from standard TTL circuits. The three-state output buffer provides direct TTL compatibility with a fanout of twenty Series 54LS or 54ALS TTL gates, sixteen Series 54AS TTL gates, or thirteen Series 54F TTL gates. The DQ terminals are in the high-impedance state when chip enable (\bar{E}) is high or whenever a write operation is being performed. Data out is the same polarity as data in.

TEXAS INSTR (ASIC/MEMORY) 25E D T-46-23-12

logic symbol†



FUNCTION TABLE


INPUTS	OUTPUTS	MODE	POWER
E	W	G	DQ1-DQ8
H	X	X	HI-Z
L	H	L	Data Output
L	H	H	HI-Z
L	L	X	Data Input
			Standby
			Read
			Active
			Read
			Active
			Write
			Active

X = Don't Care.

†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the JD package.

functional block diagram



8

Military Products

TEXAS
INSTRUMENTS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

8-189

TEXAS INSTR (ASIC/MEMORY) 25E D**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]**

Supply voltage range (see Note 1)	-0.5 V to 7 V
Input voltage range (see Note 2)	-1 V to 7 V
Output voltage range in high-impedance state	-0.5 V to 7 V
Output current20 mA
Minimum operating free-air temperature	-55°C
Maximum operating case-temperature	125°C
Storage temperature range	-65°C to 150°C
Latch-up current	200 mA

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values in this data sheet are with respect to GND.
2. V_{IL} (min) of -3 V for short pulse durations. Prolonged operation at V_{IL} levels below -1 V will result in excessive currents that may damage the device.

recommended operating conditions

	MN	NOM	MAX	UNIT
V_{CC} Supply voltage	4.5	5	5.5	V
V_{IH} High-level input voltage	2.2		$V_{CC}+1$	V
V_{IL} Low-level input voltage (see Note 2)	-1		0.8	V
T_C Operating case temperature			125	°C
T_A Operating free-air temperature			-55	°C

NOTE 2: V_{IL} (min) of -3 V for short pulse durations. Prolonged operation at V_{IL} levels below -1 V will result in excessive currents that may damage the device.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	'68CE16-25			'68CE16-35			UNIT
		MIN	Typ	MAX	MIN	Typ	MAX	
V_{OH} High-level output voltage	$V_{CC} = 4.5$ V, $I_{OH} = -4$ mA	2.4		2.4				V
V_{OL} Low-level output voltage	$V_{CC} = 4.5$ V, $I_{OL} = 8$ mA		0.4			0.4		V
I_I Input current (load)	$0 \leq V_I \leq V_{CC}$	-10	10	-10	10	10	10	μ A
I_O Output current (leakage)	$0 \leq V_O \leq V_{CC}$, Output disabled	-10	10	-10	10	10	10	μ A
I_{CC} V_{CC} operating supply current	$V_{CC} = 5.5$ V, $I_O = 0$ mA		120			120		mA
I_{CCI} V_{CC} supply current (standby)	$E \geq V_{IH}$, $V_{CC} = 5.5$ V		20			20		mA
	$E = V_{CC} \pm 0.3$, $V_{CC} = 5.5$ V		0.9			0.9		mA

TEXAS INSTR (ASIC/MEMORY) 25E D T-46-23-12

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	'68CE16-45			UNIT
		MIN	TYP	MAX	
V _{OH} High-level output voltage	V _{CC} = 4.5 V, I _{OH} = -4 mA	2.4			V
V _{OL} Low-level output voltage	V _{CC} = 4.5 V, I _{OL} = 8 mA		0.4		V
I _I Input current (load)	0 V ≤ V _I ≤ V _{CC}	-10	10		μA
I _O Output current (leakage)	0 V ≤ V _O ≤ V _{CC} , Output disabled	-10	10		μA
I _{CC} V _{CC} operating supply current	V _{CC} = 5.5 V, I _O = 0 mA		120		mA
I _{CCI} V _{CC} supply current (standby)	E = V _{IH} , V _{CC} = 5.5 V		20		mA
	CMOS-level inputs	E = V _{CC} ± 0.3, V _{CC} = 5.5 V		0.9	mA

data retention characteristics

PARAMETER	TEST CONDITION	MIN	TYP [†]		MAX	UNIT
			V _{CC} @ 2.0V	3.0V		
V _{DRA} V _{CC} for data retention	E ≥ V _{CC} - 0.2 V,	2.0	—	—	—	V
I _{CCDR} Data retention current	V _{IN} ≥ V _{CC} - 0.2 V		3	6	100 200	μA
t _{CDR} [§] Chip deselect to data retention time	or ≤ GND + 0.2 V	0	—	—	—	ns
t _R [§] Operation recovery time		t _{c(RD)} [‡]	—	—	—	ns
I _{LI} [§] Input leakage current			—	—	1	μA


[†]TYP values listed are typical values at 25°C.[‡]t_{c(RD)} = read cycle time.[§]This parameter is guaranteed but not tested.

data retention waveform

ADVANCE INFORMATION

8

Military Products



TEXAS
INSTRUMENTS
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

8-191

TEXAS INSTR (ASIC/MEMORY) 25E D

capacitance, $T_A = 25^\circ\text{C}$, $f = 1 \text{ MHz}^t$

PARAMETER	TEST CONDITIONS			MN	TYP	MAX	UNIT
	$T_A = 25^\circ\text{C}$, $f = 1 \text{ MHz}$, $V_{CC} = 5 \text{ V}$			5			pF
C_I Input capacitance				7			pF

^tCapacitance measurements are made on sample basis only.

timing requirements over recommended supply voltage range and operating temperature range

	'68CE16-25			'68CE16-35			'68CE16-45			UNIT
	MN	TYP	MAX	MN	TYP	MAX	MN	TYP	MAX	
$t_{C(rd)}$ Read cycle time	25			35			45			ns
$t_{C(wr)}$ Write cycle time	25			35			45			ns
$t_{W(W)}$ Write-enable pulse duration	20			30			30			ns
$t_{su(E)}$ Chip-enable low to end of write	20			30			40			ns
$t_{su(A)}$ Address setup time to write start	0			0			0			ns
$t_{su(D)}$ Data setup time to write end	10			15			20			ns
$t_{h(A)}$ Address hold time from write end	0			0			0			ns
$t_{h(D)}$ Data hold time from write end	0			0			0			ns
t_{PU} Delay time, chip-enable low to power up ^t	5			5			5			ns
t_{PD} Delay time, chip-enable high to power down ^t		35			35			35		ns
t_{AW} Address setup to write end	20			30			40			ns

^tThis parameter is guaranteed but not tested.

switching characteristics over recommended supply voltage range and operating temperature range



PARAMETER	TEST CONDITIONS	'68CE16-25		'68CE16-35		'68CE16-45		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$t_a(A)$ Access time from address	R1 = 481 Ω, R2 = 255 Ω, $C_L = 30 \text{ pF}$, See Figure 1a	25		35		45		ns
$t_a(E)$ Access time from chip enable low		25		35		45		ns
$t_a(G)$ Output enable low to data valid		15		20		25		ns
$t_v(A)$ Output data valid after address change		0		0		0		ns
$t_{en(W)}$ Output enable time from write enable high ^s		0		0		0		ns
$t_{en(E)}$ Output enable time from chip enable low ^s		5		5		5		ns
$t_{en(G)}$ Output enable time from output enable (\bar{G}) low ^s		0		0		0		ns
$t_{dis(E)}$ Output disable time from chip enable high ^s	R1 = 481 Ω, R2 = 255 Ω, $C_L = 5 \text{ pF}$, See Figure 1b	15		20		20		ns
$t_{dis(W)}$ Output disable time from write enable low ^s		10		15		20		ns
$t_{dis(G)}$ Output disable time from output enable (\bar{G}) high ^s		12		15		15		ns

^sTransition is measured $\pm 500 \text{ mV}$ from steady state voltage. This parameter is guaranteed but not tested.

TEXAS INSTR (ASIC/MEMORY) 25E D

T-46-23-12

PARAMETER MEASUREMENT INFORMATION



THEVENIN EQUIVALENT OF (a) OR (b)


[†]CL includes jig and scope capacitances.

FIGURE 1. OUTPUT LOAD CIRCUIT

ADVANCE INFORMATION

8

Military Products





FIGURE 2. TRANSITION TIMES

NOTE: All switching characteristics and timing requirements assume test conditions as depicted in Figures 1 and 2 with timing references of 1.5 V (50% reference point) as shown in the subsequent timing diagrams.


TEXAS INSTR (ASIC/MEMORY) 25E D

read cycle timing from address[†]



[†]When \overline{W} is high, \overline{E} is low, and \overline{G} is low, device is continuously selected.

read cycle timing from chip enable[‡]




[‡]When \overline{W} is high, address is valid prior to or simultaneously with the high-to-low transition of \overline{E} .

TEXAS INSTR (ASIC/MEMORY)

25E D

T-46-23-12

write cycle timing controlled by write enable†



†E or W must be high during address transitions.


NOTES: 4. The internal write time of the memory is defined by the overlap of CE low and WE low. Both signals must be low to initiate a write, and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

5. Data I/O pins enter high-impedance state, as shown when G is held low during write.

Military Products 8 ADVANCE INFORMATION

write cycle timing controlled by chip enable†

T-46-23-12



†W or \overline{W} must be high during address transitions.
NOTE 5: Data I/O pins enter high-impedance state, as shown when \overline{G} is held low during write.