

IRFF9120

Data Sheet

January 2002

4A, 100V, 0.60 Ohm, P-Channel Power MOSFET

This P-Channel enhancement mode silicon gate power field effect transistor is designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

Formerly developmental type TA17501.

Ordering Information


PART NUMBER	PACKAGE	BRAND
IRFF9120	TO-205AF	IRFF9120

NOTE: When ordering, use the entire part number.


Features

- 4A, 100V
- $r_{DS(ON)} = 0.60\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

Symbol



Packaging



JEDEC TO-205AF

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	IRFF9120	UNITS
Drain to Source Voltage (Note 1)	-100	V
Drain to Gate Voltage (R _{GS} = 20kΩ) (Note 1) V _{DGB}	-100	V
Continuous Drain Current, $T_C = 25^{\circ}C$ I _D	-4	А
Pulsed Drain Current (Note 3)	-16	А
Gate to Source Voltage	±20	V
Maximum Power Dissipation, (Figure 14)	20	W
Linear Derating Factor (Figure 14)	0.16	W/ ^o C
Single Pulse Avalanche Energy Rating (Note 4)	370	mJ
Operating and Storage Temperature	-55 to 150	°C
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10sTL	300	°C
Package Body for 10s, See Techbrief 334	260	°C
	· · · ···	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}C$ to $125^{\circ}C$.

PARAMETER	SYMBOL	TEST COND	ITIONS	MIN	ТҮР	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	$V_{GS} = 0V, I_D = 250\mu A$		-100	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$VD_S = VG_S$, $I_D = 250\mu A$		-2.0	-	-4.0	V
Zero Gate Voltage Drain Current	IDSS	V _{DS} = Max Rating, V _{GS} = 0	V	-	-	-250	μA
		V _{DS} = Max Rating x 0.8, V _C	_{GS} = 0V, T _J = 125 ^o C	-	-	-1000	μA
On-State Drain Current (Note 2)	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)MAX}, V_{GS} = -10V$		-4	-	-	Α
Gate to Source Leakage Forward	IGSS	VG _S = -20V		-	-	-100	nA
Gate to Source Leakage Reverse	IG _{SS}	V _{GS} = 20V		-	-	100	nA
Drain to Source On-State Resistance (Note 2)	rDS(ON)	V _{GS} = 10V, I _D = -2A		-	0.5	0.6	Ω
Forward Transconductance (Note 2)	9fs	V _{DS} > I _{D(ON)} x r _{DS(ON)} Ma:	_x , I _D = 2A	1.25	2	-	S
Turn-On Delay Time	t _{D(ON)}	$V_{DD} \cong 0.5BV_{DSS}, I_D = 4A, I_D$		-	25	50	ns
Rise Time	t _r	(Figure 18) MOSFET Switch Essentially Independent of	-	-	50	100	ns
Turn-Off Delay Time	^t D(OFF)	Temperature		-	50	100	ns
Fall Time	t _f			-	50	100	ns
Total Gate Charge (Gate to Source + Gate to Drain)	Q _{G(TOT)}	$V_{GS} = 10V, I_D = 4A, V_{DS} = 0.8 Max BV_{DSS}$ (See Figure 18 for Test Circuit) Gate Charge is Essentially Independent of Operating Temperature		-	16	22	nC
Gate to Source Charge	Q _{GS}			-	9	-	nC
Gate to Drain "Miller" Charge	Q _{GD}			-	7	-	nC
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0MHz,$ See Figure 10		-	300	-	pF
Output Capacitance	C _{OSS}			-	200	-	pF
Reverse Transfer Capacitance	C _{RSS}			-	50	-	pF
Internal Drain Inductance	LD	Measured from the Drain Lead, 5.0mm (0.2in) From Header to Center of Die	Modified MOSFET Symbol Showing the Internal Device Inductances	-	5.0	-	nH
Internal Source Inductance	LS	Measured from the Source Lead, 5.0mm (0.2in) from Header to Source Bonding Pad	Go	-	15	-	nH
Junction to Case	R _{θJC}			-	-	6.25	°C/W
Junction to Ambient	R _{0JA}	Typical Socket Mount		-	-	175	°C/W

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	ТҮР	MAX	UNITS
Continuous Source Current	I _{SD}	Modified MOSFET	_و D	-	-	-4	A
Pulse Source Current (Note 3)	I _{SM}	Symbol Showing the Integral Reverse P-N Junction Rectifier	Go	-	-	-16	A
Source to Drain Diode Voltage (Note 2)	V _{SD}	$T_{J} = 25^{o}C, I_{SD} = -4A, V_{GS} = 0V$		-	-	-1.5	V
Diode Reverse Recovery Time	t _{rr}	$T_J = 150^{o}C$, $I_{SD} = 4A$, $dI_{SD}/dt = 100A/\mu s$		-	230	-	ns
Reverse Recovery Charge	Q _{RR}	$T_J = 150^{\circ}C$, $I_{SD} = -4A$, $dI_{SD}/dt = 100A/\mu s$		-	1.3	-	μC

NOTES:

- 2. Pulse test: Pulse width \leq 300µs, Duty Cycle \leq 2%.
- 3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 3).
- 4. $V_{DD} = 25V$, starting $T_J = 250^{\circ}$ C, L = 34.7mH, $R_G = 25\Omega$, peak $I_{AS} = 4.0$ A. See Figures 15 and 16)

Typical Performance Curves




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE

Typical Performance Curves (Continued)




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA







FIGURE 6. SATURATION CHARACTERISTICS















FIGURE 7. TRANSFER CHARACTERISTICS





Typical Performance Curves (Continued)








FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT






FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE








FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

Test Circuits and Waveforms




FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 17. SWITCHING TIME TEST CIRCUIT




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 16. UNCLAMPED ENERGY WAVEFORMS




FIGURE 18. RESISTIVE SWITCHING WAVEFORMS




FIGURE 20. GATE CHARGE WAVEFORMS

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DenseTrench™ DOME™ **EcoSPARK™** E²CMOS[™] EnSigna™ FACT™ FACT Quiet Series™ FAST ® FASTr™ FRFET™ GlobalOptoisolator[™] POP[™] GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

OPTOLOGIC™ OPTOPLANAR™ PACMAN™ Power247™ PowerTrench[®] QFET™ QS™ QT Optoelectronics[™] Quiet Series[™] SILENT SWITCHER®

SMART START™ VCX™ STAR*POWER™ Stealth™ SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET™ TinyLogic™ TruTranslation[™] UHC™ UltraFET[®]

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	In Design First Production Full Production