

Signetics

FAST 74F545

Transceiver

FAST Products

FEATURES

- High impedance NPN base inputs for reduced loading ($70\mu A$ in High and Low states) output
- Higher drive than 8304
- 8-bit bidirectional data flow reduces system package count
- 3-state inputs/outputs for interfacing with bus orientated systems
- 24 mA and 64mA bus drive capability on A and B ports, respectively
- Transmit/Receive and Output Enable simplify control logic
- Pin for pin replacement for Intel 8286

DESCRIPTION

The 74F545 is an 8-bit, 3-state, high speed transceiver. It provides bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured, with 24mA bus drive capability on the A ports and 64mA bus drive capability on the B ports. One input, Transmit/Receive (T/R) determines the direction of logic signals through the bidirectional transceiver. Transmit enables data from A ports to B ports; Receive enables data from B ports to A ports. The Output Enable input disables both A and B ports by placing them in a 3-state condition. The 74F545 performs the same function as the 74F245, the only difference being package pin assignment.

Octal Bidirectional Transceiver (With 3-State Inputs/Outputs) Product Specification

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F545	4.0ns	87mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$; $T_A = 0^\circ C$ to $+70^\circ C$
20-Pin Plastic DIP	N74F545N
20-Pin Plastic SOL	N74F545D


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A ₀ -A ₇ , B ₀ -B ₇	Data inputs	3.5/0.117	70 μA /70 μA
OE	Output Enable input (active Low)	2.0/0.067	40 μA /40 μA
T/R	Transmit/Receive input	2.0/0.067	40 μA /40 μA
A ₀ -A ₇	Port A 3-state outputs	150/40	3.0mA/24mA
B ₀ -B ₇	Port B 3-state outputs	750/107	15mA/64mA


NOTE:

One (1.0) FAST Unit Load is defined as: 20 μA in the High state and 0.6mA in the Low state.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)



Transceiver


FAST 74F545

FUNCTION TABLE

INPUTS		OUTPUTS
\overline{OE}	T/R	
L	L	Bus B data to Bus A
L	H	Bus A data to Bus B
H	X	Z

H=High voltage level
L=Low voltage level
X=Don't care
Z=High impedance "off" state

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +5.5	V
I _{OUT}	Current applied to output in Low output state	A ₀ -A ₇	mA
		B ₀ -B ₇	mA
T _A	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
I _{OH}	High-level output current	A ₀ -A ₇		-3	mA
		B ₀ -B ₇		-15	mA
I _{OL}	Low-level output current	A ₀ -A ₇		24	mA
		B ₀ -B ₇		64	mA
T _A	Operating free-air temperature range	0		70	°C

Transceiver

FAST 74F545

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹			LIMITS			UNIT	
					Min	Typ ²	Max		
V_{OH}	High-level output voltage	A_0-A_7	$V_{CC} = \text{MIN}$, $V_{IL} = \text{MAX}$, $V_{IH} = \text{MIN}$	$I_{OH} = -3\text{mA}$	$\pm 10\%V_{CC}$	2.4		V	
		B_0-B_7			$\pm 5\%V_{CC}$	2.7	3.3	V	
	Low-level output voltage	A_0-A_7		$I_{OL} = 24\text{mA}$	$\pm 10\%V_{CC}$	2.0		V	
		B_0-B_7			$\pm 5\%V_{CC}$	2.0		V	
V_{IK}	Input clamp voltage		$V_{CC} = \text{MIN}$, $I_I = I_{IK}$			-0.73	-1.2	V	
I_I	Input current at maximum input voltage	$\overline{OE}, T/\bar{R}$	$V_{CC} = 0.0V$, $V_I = 7.0V$				100	μA	
		A_0-A_7, B_0-B_7	$V_{CC} = 5.5V$, $V_I = 5.5V$				1.0	mA	
I_{IH}	High-level input current	$\overline{OE}, T/\bar{R}$ only	$V_{CC} = \text{MAX}$, $V_I = 2.7V$				40	μA	
I_{IL}	Low-level input current		$V_{CC} = \text{MAX}$, $V_I = 0.5V$				-40	μA	
$I_{OZH} + I_{IH}$	Off state output current, High-level voltage applied		$V_{CC} = \text{MAX}$, $V_I = 2.7V$				70	μA	
$I_{OZL} + I_{IL}$	Off state output current, Low-level voltage applied		$V_{CC} = \text{MAX}$, $V_I = 0.5V$				-70	μA	
I_{OS}	Short circuit output current ³	A_0-A_7	$V_{CC} = \text{MAX}$				-60		
		B_0-B_7					-100	μA	
I_{CC}	Supply current ⁴ (total)	I_{CCH}	$V_{CC} = \text{MAX}$	$T/\bar{R}=A_n=4.5V$, $\overline{OE}=\text{GND}$		77	90	mA	
		I_{CCL}		$\overline{OE}=T/\bar{R}=B_n=\text{GND}$		96	120	mA	
		I_{CCZ}		$T/\bar{R}=B_n=\text{GND}$, $\overline{OE}=4.5V$		89	110	mA	

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.
- Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
- Measure I_{CC} with outputs open.


Transceiver

FAST 74F545

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			$T_A = +25^\circ C$		$T_A = 0^\circ C \text{ to } +70^\circ C$			
			$V_{CC} = 5V$	$C_L = 50pF$	$R_L = 500\Omega$	$V_{CC} = 5V \pm 10\%$	$C_L = 50pF$	$R_L = 500\Omega$
			Min	Typ	Max	Min	Max	
t_{PLH} t_{PHL}	Propagation delay A_n to B_n , B_n to A_n	Waveform 1	1.5 2.5	3.5 4.5	5.5 6.5	1.5 2.5	6.5 7.0	ns
t_{PZH} t_{PZL}	Output Enable time to High or Low level	Waveform 2 Waveform 3	6.0 5.5	8.5 8.0	10.5 9.5	6.0 5.5	11.0 10.0	ns
t_{PHZ} t_{PLZ}	Output Disable time from High or Low level	Waveform 2 Waveform 3	2.5 2.0	5.0 4.5	7.0 6.5	2.5 2.0	8.0 7.5	ns

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS

