
CD54HC367/3A CD54HCT367/3A

Hex Buffer/Line Driver, 3-State

The RCA-CD54HC367 and CD54HCT367 silicon-gate CMOS three-state buffers are general-purpose high-speed buffers. They have high drive current outputs which enable high-speed operation even when driving large bus capacitances. These circuits possess the low power dissipation of CMOS circuitry, yet have speeds comparable to low-power Schottky TTL circuits. Both circuits are capable of driving up to 15 low-power Schottky inputs.

The CD54HC367 and CD54HCT367 are inverting buffers. These devices have two 3-state control inputs (OE1) and (OE2) which are NORed together to control all six gates.

The CD54HCT367 logic family is speed, function, and pin compatible with the standard 54LS logic family.



Package Specifications

See Section 11, Fig. 11

FUNCTIONAL DIAGRAM

Static Electrical Characteristics (Limits with black dots (•) are tested 100%)

	İ	TEST CONDITIONS								
		LIC (LICT				ViN				
			нс/нст				HCT	LIMITS		
CHARACTERIS	STICS	Voo	v o	lo	V _{cc} or GND	V _{IL} or V _{IH}	V _{IL} or V _{IH}	MIN.	MAX.	UNITS
Quiescent	25°C	6	_		6, 0	_			8•	
Device Current Icc	-55°C +125°C	6	_		6, 0		_	_	160•	μΑ

HCT INPUT LOADING TABLE

 INPUT
 UNIT LOAD*

 OE1
 0.6

 All Others
 0.55

*Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25° C.

The complete static electrical test specification consists of the above by-type static tests combined with the standard static tests in the beginning of this section.

Switching Speed (Limits with black dots (*) are tested 100%.) SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t₀ t₁ = 6 ns)

			25° C				-55°C to +125°C				
CHARACTERISTIC	SYMBOL	Vcc	HC		HCT		54HC		54HCT		UNITS
		V	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay		2	-	105	_	_	_	160	_	_	
Data to Outputs	t _{PLH} t _{PHL}	4.5		21•	_	25•	_	32•	 	38•	
·		6	—	18	_	_	_	27		_	
Propagation Delay	tpzH, tpzL, tpHz, tpLz	2	_	150	_	_	_	225	_	— ·	
Output Enable and		4.5	_	30•		35•	_	45•	<u> </u>	53•	ns
Disable to Outputs		6	—	26	_	_	_	38	l —	_	
Output Transition	Time t _{TLH}	2	-	60	_	_		90	_	I —	
Time		4.5		12	_	12	l —	18	—	18	
	t _{THL}	6	_	10	_	l —	_	15	-	_	
Input Capacitance	Cı	<u> </u>	_	10	_	10	_	10		10	10 20 pF
3-State Output Capacitance	Co	-	_	20	_	20	_	20	_	20	

CD54HC367/3A CD54HCT367/3A

Burn-In Test-Circuit Connections (Use Static II for /3A burn-in and Dynamic for Life Test.)

01-11-		STATIC BURN-I	NI	STATIC BURN-IN II			
Static	OPEN	GROUND	V _{cc} (6V)	OPEN	GROUND	V _{cc} (6V)	
CD54HC/HCT367	3,5,7,9,11, 13	1,2,4,6,8,10,12, 14,15	16	3,5,7,9,11, 13	8	1,2,4,6,10,12, 14-16	
D	ODEN	CROUND	4/0 V (0V)	V (6)0	OSCILLATOR		
Dynamic	OPEN	GROUND	1/2 V _{cc} (3V)	V _{cc} (6V)	50 kHz	25 kHz	
CD54HC/HCT367		1,8,15	3,5,7,9,11,13	16	2,4,6,10,12,14		

NOTE: Each pin except Vcc and Gnd will have a resistor of 2k-47k ohms.

Hex Buffer/Line Driver, 3-State, Inverting

CD54HC368/3A CD54HCT368/3A


The RCA-CD54HC368 and CD54HCT368 silicon-gate CMOS three-state buffers are general-purpose high-speed buffers. They have high drive current outputs which enable high-speed operation even when driving large bus capacitances. These circuits possess the low power dissipation of CMOS circuitry, yet have speeds comparable to low-power Schottky TTL circuits. Both circuits are capable of driving up to 15 low-power Schottky inputs.

The CD54HC368 and CD54HCT368 are inverting buffers. These devices have two output enables: one enable $(\overline{OE1})$ controls 4 gates and the other $(\overline{OE2})$ controls the remaining 2 gates.

The CD54HCT368 logic family is speed, function, and pin compatible with the standard 54LS logic family.

Package Specifications

See Section 11, Fig. 11



FUNCTIONAL DIAGRAM

HCT INPUT LOADING TABLE

INPUT	UNIT LOAD*					
OE1	0.6					
All Others	0.55					

*Unit load is Δl_{CC} limit specified in Static Characteristics Chart, e.g., 360 μ A max. @ 25° C.