# 256K x 4 Bit (with OE)High-Speed CMOS Static RAM

#### **FEATURES**

- Fast Access Time 8,10,12ns(Max.)
- · Low Power Dissipation

Standby (TTL) : 60mA(Max.)

(CMOS) : 10mA(Max.)

Operating KM64B1003 - 8:165mA(Max.)


KM64B1003 - 10 : 155mA(Max.)

KM6481003 - 12 : 145mA(Max.)

- Single 5.0V ±10% Power Supply
- · TTL Compatible Inputs and Outputs
- I/O Compatible With 3.3V Devices.
- Fully Static Operation
- No Clock or Refresh required
- Three State Outputs
   Contar Reworl/Ground I
- Center Power/Ground Pin Configuration
- Standard Pin Configuration

KM64B1003J: 32-SOJ-400


## **FUNCTIONAL BLOCK DIAGRAM**



## GENERAL DESCRIPTION

The KM64B1003 is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits. The KM64B1003 uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced BiCMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM64B1003 is packaged in a 400 mil 32-pin plastic SOJ.

# PIN CONFIGURATION (Top View)



## **PIN FUNCTION**

Pin Name	Pin Function
Ao - A 17	Address Inputs
WE	Write Enable
<del>cs</del>	Chip Select
ŌĒ	Output Enable
1/01 ~ 1/04	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection



# **ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	Vin, Vout	-0.5 to 7.0	v
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation	Po	1.0	W
Storage Temperature	Tsrg	-65 to 150	•c
Operating Temperature	TA	0 to 70	°C

<sup>\*</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# RECOMMENDED DC OPERATING CONDITIONS(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Mex	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V .
Input High Voltage	ViH	2.2	-	Vcc+0.5**	V
Input Low Voltage	VIL	-0.5*	-	0.8	V

<sup>\*</sup> VL(Min) =-2.0V a.c(Pulse Width≤6ns) for I≤20mA

## DC AND OPERATING CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	iLi	Vin=Vss to Vcc	-2	2	μА	
Output Leakage Current	ILO	CS=VIH or OE=VIH or WE=VIL, V	-10	10	μА	
Operating Current	Icc	Min. Cycle, 100% Duty	8ns	-	165	mA
		CS=VIL, VIN=VIH or VIL, IOUT=0mA	10ns		155	
			12ns	-	145	
Standby Current	Standby Current IsB Min. Cycle, CS=ViH			-	60	mA
	ISB1	f=0MHz, CS≥Vcc-0.2V, Vin≥Vcc-0.2V or Vin≤0.2V	•	10	mA	
Output Low Voltage Level	Vol	loL=8mA	-	0.4	V	
Output High Voltage Level	Vон	IoH=-4mA		2.4	-	٧
	Von1*	Іон1=-100µА		•	3.95	

<sup>\*</sup> Vcc=5.0V, Temp.=25°C

# CAPACITANCE\*(Ta=25°C, f=1.0MHz)

item	Symbol	Test Conditions	MIN	Mex	Unit
Input/Output Capacitance	Ciro	Vvo=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	7	pF

<sup>\*</sup> NOTE : Capacitance is sampled and not 100% tested.



<sup>\*\*</sup> Vin(Max) = Vcc + 2.0V a.c (Pulse Width≤6ns) for I≤20mA

# AC CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.)


## **TEST CONDITIONS**

Parameter	Value
Input Pulse Levels	OV to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

#### Output Loads(A)

Dout  $RL = 50\Omega$   $CO = 50\Omega$ 

Output Loads(B) for thz, fl.z, twhz, tow, tolz & tohz



## **READ CYCLE**

		KM64B1003-8		KM64B1003-10		KM64B1003-12		T
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	trc	8	-	10	-	12	-	ns
Address Access Time	taa	-	8	-	10	-	12	ns
Chip Select to Output	tco	-	8	-	10	-	12	ns
Output Enable to Valid Output	toE	-	4	-	5	-	6	ns
Chip Enable to Low-Z Output	tLZ	3	•	3	-	3	-	ns
Output Enable to Low-Z Output	touz	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	4	0	5	0	6	ns
Output Disable to High-Z Output	tonz	0	4	0	5	0	6	ns
Output Hold from Address Change	tон	3		3	-	3	-	ns

<sup>\*</sup> Capacitive Load consists of all components of the test environment.


<sup>\*</sup> Including Scope and Jig Capacitance

## WRITE CYCLE


Parameter	Symbol	KM64B1003-8		KM64B1003-10		KM64B1003-12		
	Symbol	Niin	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	8	-	10	-	12	-	ns
Chip Select to End of Write	tcw	6	-	7	-	8	-	ns
Address Set-up Time	tas	0	-	0	-	0		ns
Address Valid to End of Write	taw	6	-	7	-	8	-	ns
Write Pulse Width(OE High)	twp	6	-	7	-	8	-	ns
Write Pulse Width(OE Low)	twp1	8	-	9	1 -	10	-	ns
Write Recovery Time	twr	1	-	1	-	1	-	ns
Write to Output High-Z	twnz	0	4	0	5	0	6	ns
Data to Write Time Overlap	tow	4	-	5	-	6	-	ns
Data Hold from Write Time	tон	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns

## **TIMMING DIAGRAMS**

# TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=Vk, WE=VH)



## TIMING WAVEFORM OF READ CYCLE(2) (WE=VH)




#### NOTES(READ CYCLE)


- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.

  3. biz and toxiz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Von or Vol. levels.
- 4. At any given temperature and voltage condition, tiz(Max.) is less than tiz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested. 6. Device is continuously selected with CS=V<sub>k</sub>.
- 7. Address valid prior to coincident with CS transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


#### TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)



#### TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)



#### TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)



#### NOTES (WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
  2. A write occurs during the overlap of a low  $\overline{CS}$  and  $\overline{WE}$ . A write begins at the latest transition  $\overline{CS}$  going low and  $\overline{WE}$  going low; A write ends at the earliest transition  $\overline{CS}$  going high or  $\overline{WE}$  going high, two is measured from the beginning of write to the end
- 3. tcw is measured from the later of CS going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. two is measured from the end of write to the address change. two applied in case a write ends as CS or WE going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or slimination of bus comention conditions is necessary during read and write cycle.

  8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.

- Dout is the read data of the new address.
   When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

#### **FUNCTIONAL DESCRIPTION**

Č8	WE	ō€	Mode	VO Pin	Supply Current
Н	X	Χ*	Not Select	High-Z	lse, lset
L	Н	Н	Output Disable	High-Z	lcc .
L	н	L	Read	Dout	lcc
L	L	Х	Write	Din	lcc

<sup>\*</sup> NOTE: X means Don't Care.

