

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs







NC – No internal connection

description

These bus buffers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVTH126 devices feature independent line drivers with 3-state outputs. Each output is in the high-impedance state when the associated output-enable (OE) input is low.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated


SCBS746 - JULY 2000

description (continued)

The SN54LVTH126 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVTH126 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE (each buffer)								
INPUTS OUTPUT								
OE	Α	Y						
н	Н	Н						
н	L	L						
L	Х	Z						


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, PW, and W packages.

logic diagram (positive logic)





Pin numbers shown are for the D, DB, DGV, J, PW, and W packages.



SCBS746 - JULY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1) Voltage range applied to any output in the high-		
or power-off state, V_{O} (see Note 1)	•	–0.5 V to 7 V
Voltage range applied to any output in the high		
Current into any output in the low state, IO: SN		
		128 mA
Current into any output in the high state, IO (see	48 mA	
	SN74LVTH126	64 mA
Input clamp current, I _{IK} (V _I < 0)		–50 mA
Output clamp current, I_{OK} (V _O < 0)		
Package thermal impedance, θ_{JA} (see Note 3):		
	DB package	
		127°C/W
		113°C/W
Storage temperature range, T _{stg}		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LV	TH126	SN74LV	UNIT		
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	2.7	3.6	2.7	3.6	V	
VIH	High-level input voltage	2	M	2		V	
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		5.5		5.5	V	
ЮН	High-level output current	6	-24		-32	mA	
IOL	Low-level output current	200	48		64	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	80	10		10	ns/V
Δt/ΔVCC	Power-up ramp rate		Q 200		200		μs/V
ТА	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS746 - JULY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			54LVTH1	26	SN74LVTH126				
					түр†	MAX	MIN	TYP [†]	MAX	UNIT	
VIK		V _{CC} = 2.7 V,	lj = -18 mA			-1.2			-1.2	V	
		V _{CC} = 2.7 V to 3.6 V,	I _{OH} = -100 μA	V _{CC} -0	.2		VCC-0	.2			
		V _{CC} = 2.7 V,	I _{OH} =8 mA	2.4			2.4				
VOH		V _{CC} = 3 V	I _{OH} = -24 mA	2						v	
		vCC = 3 v	I _{OH} = -32 mA				2				
		V _{CC} = 2.7 V	I _{OL} = 100 μA			0.2			0.2		
		VCC = 2.7 V	I _{OL} = 24 mA			0.5			0.5		
Val			I _{OL} = 16 mA			0.4			0.4		
VOL		V _{CC} = 3 V	I _{OL} = 32 mA			0.5			0.5	0.5 V	
		vCC = 3 v	I _{OL} = 48 mA			0.55					
			I _{OL} = 64 mA		Ŕ				0.55		
		V _{CC} = 0 or 3.6 V,	V _I = 5.5 V		1	10			10		
	Control inputs	V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$		P.F.	±1			±1	μA	
łı	Data inputs	V _{CC} = 3.6 V	$V_I = V_{CC}$		E	1			1		
			$V_{I} = 0$		20	-5			-5		
loff		V _{CC} = 0,	V_{I} or V_{O} = 0 to 4.5 V		Ő,				±100	μΑ	
	Data inputs	V _{CC} = 3 V	V _I = 0.8 V	75	-		75			μΑ	
I _{l(hold)}			V _I = 2 V	-75			-75				
		V _{CC} = 3.6 V [‡] ,	V _I = 0 to 3.6 V						±500		
IOZH		V _{CC} = 3.6 V,	V _O = 3 V			5			5	μΑ	
IOZL		V _{CC} = 3.6 V,	$V_{O} = 0.5 V$			-5			-5	μΑ	
IOZPU		$V_{CC} = 0$ to 1.5 V, $V_O = 0$ OE = don't care	0.5 V to 3 V,			±50*			±50	μΑ	
IOZPD		$V_{CC} = 1.5 V \text{ to } 0, V_{O} = OE = \text{don't care}$	0.5 V to 3 V,			±50*			±50	μΑ	
ICC		V _{CC} = 3.6 V, I _O = 0,	Outputs high		0.12	0.19		0.12	0.19		
			Outputs low		4.5	7		4.5	7	mA	
		$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled		0.12	0.19		0.12	0.19	1	
∆ICC§		$V_{CC} = 3 V$ to 3.6 V, One Other inputs at V_{CC} or C				0.3			0.2	mA	
Ci		V _I = 3 V or 0			4			4		pF	
Co		$V_{O} = 3 V \text{ or } 0$			6.5			6.5		pF	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡]This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.




switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

			SN54LVTH126			SN74LVTH126								
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT		
			MIN	MAX	MIN	MAX	MIN	түр†	MAX	MIN	MAX			
^t PLH	A	А	^	V	1	4.8	1/2	5.5	1	2.3	3.8		4.5	ns
^t PHL			I	1	4.9	44	5.4	1	2.4	3.9		4.4	115	
^t PZH	OE	05	v	1	6.4	2	7.1	1	3.6	5.4		6.1	ns	
^t PZL		I	1.1	6.2		6.8	1.1	3.6	5.2		5.8	115		
^t PHZ	OE	OE	OE	v	1	4.8		5.3	1	2.2	3.8		4.3	ns
^t PLZ				ſ	1.3	č 6.5		7.1	1.3	3.6	5.5		6.1	115

[†] All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^{\circ}$ C.



SCBS746 - JULY 2000



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated