Creation Date: July 28, 1998 Revision Date: October 2, 1998



### **PRELIMINARY**

# AP9B111/AP9B111L

# 3.3V, 128K x 8 Very High-Speed, Low-Power, CMOS Static RAM with Optional 2V Data Retention

reading of the memory.

#### **Features**

- Fast access times: 8 and 10ns
- Fast output enable (t<sub>DOE</sub>) for cache applications
- Drives a 50 pF load vs. 30 pF industry-standard load
- Multiple center power and ground pins for improved noise immunity
- 2V/100 μA data retention ("L" version)
- Low active power: 270 mW (Max.) at 10ns
- Low standby current: 7.2 mW (Max.)
- Fully static operation, no clock or refresh required
- TTL and CMOS-compatible inputs and outputs
- Single 3.0 V to 3.6 V power supply
- Packaged in industry-standard 32-Pin, 300-Mil and 400-Mil SOJ

power is reduced to 0.2 mW (Max.) ("L" version).

Easy memory expansion is provided by using asserted LOW

CE and asserted LOW output enable inputs (OE). The

Aptos' high-performance, 0.35µ, CMOS process technology.

This highly reliable process coupled with innovative circuit

design techniques, yields access times as fast as 8 ns (Max.)

When Chip Enable  $(\overline{CE})$  is HIGH the device assumes a

standby mode at which the power dissipation can be reduced


down to 7.2 mW (Max.) at CMOS input levels. At 2V V<sub>CC</sub>,

The AP9B111/AP9B111L is pin-compatible with other 3.3V, 128K x 8 center power and ground SRAMs in the SOJ package.

asserted LOW write enable (WE) controls both writing and

#### **Functional Description**

The Aptos AP9B111/AP9B111L is a high-speed, low-power, 128K x 8 CMOS static RAM. It is fabricated using



## **Selection Guide**

	AP9B111/L-8	AP9B111/L-10
Maximum Access Time (ns)	8	10
Maximum Operating Current (mA)	85	75
Maximum Standby Current (mA)	2	2



## AP9B111/AP9B111L

## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature.....-65 °C to +150 °C Ambient Temperature

with Power Applied.....-55 °C to +125 °C


V <sub>CC</sub> Supply Relative to GND	0.5V to +7.0V
Voltage on Any Pin Relative to GND	0.5V to $V_{\rm CC}$ +0.5V
Short Circuit Output Current <sup>1</sup>	±20 mA
Power Dissipation	1.0 W

## **Electrical Characteristics** Over the Operating Range (0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 3.0 V Min. to 3.6 V Max.)

			9B111/L-8		9B111/L-10		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
$I_{CC1}$	Dynamic Operating Current <sup>2</sup>	$V_{\text{CC}} = \text{Max.}, I_{\text{OUT}} = 0 \text{ mA},$ $\overline{\text{CE}} = V_{\text{IL}}, f = \text{fmax}.$		85		75	mA
$I_{CC2}$	Operating Current <sup>2</sup>	$V_{CC} = Max., I_{OUT} = 0 \text{ mA},$ $\overline{CE} = V_{IL}, f = 0$		50		50	mA
$I_{SB1}$	TTL Standby Current -TTL Inputs	$V_{\text{CC}} = \text{Max.}, V_{\text{IN}} = V_{\text{IH}} \text{ or } V_{\text{IL}},$ $\overline{\text{CE}} \ge V_{\text{IH}}, \text{f=fmax.}$		25		20	mA
$I_{\mathrm{SB2}}$	CMOS Standby Current -CMOS Inputs	$V_{CC} = Max., \overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}, f = 0$		2		2	mA
$I_{LI}$	Input Leakage Current	$GND \le V_{IN} \le V_{CC}$	-1	1	-1	1	μΑ
$I_{LO}$	Output Leakage Current	$GND \le V_{OUT} \le V_{CC}$ , Output Disabled	-1	1	-1	1	μΑ
V <sub>OH</sub>	Output High Voltage	$V_{\rm CC}$ = Min., $I_{\rm OH}$ = - 4.0 mA	2.4		2.4		V
$V_{OL}$	Output Low Voltage	$V_{\rm CC}$ = Min., $I_{\rm OL}$ = 8.0 mA		0.4		0.4	V
$V_{ m IH}$	Input High Voltage <sup>3</sup>		2.0	V <sub>CC</sub> +0.3	2.0	V <sub>CC</sub> +0.3	V
$V_{\rm IL}$	Input Low Voltage <sup>3</sup>		-0.3	0.8	-0.3	0.8	V

## Data Retention Characteristics ("L" Version)

Symbol	Description	Test Conditions <sup>4</sup>	Min.	Max.	Unit
$V_{\mathrm{DR}}$	V <sub>CC</sub> for Data Retention	$V_{CC} = V_{DR} = 2.0 \text{ V},$	2.0		V
$I_{CCDR}$	Data Retention Current	$\overline{\text{CE}} \ge V_{\text{CC}}$ -0.2 V, $V_{\text{IN}} \ge V_{\text{CC}}$ -0.2 V		100	μΑ
t <sub>CDR</sub>	Chip Deselect to Data Retention Time	or $V_{IN} \le 0.2 \text{ V}$	0		ns
t <sub>R</sub>	Operation Recovery Time		t <sub>RC</sub>		ns



#### Notes:


- 1. No more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 2.  $I_{\rm CC}$  is dependent upon output loading and cycle rates. Specified values are with outputs open.
- 3.  $V_{IL}$  undershoot = -1.0V where t=t<sub>RC</sub>/4 per cycle.  $V_{IH}$  overshoot
- =  $V_{CC}$  +1.0V where t=t<sub>RC</sub>/4 per cycle.
- 4. No input may exceed  $V_{CC}$  +0.3 V (DC).
- 5. Tested initially and after any design or process changes that may effect these parameters.



## AP9B111/AP9B111L

# Capacitance 5

Symbol	Description	Max.	Unit
$C_{IN}$	Input Capacitance	5	pF
C <sub>IO</sub>	I/O Capacitance	5	pF





## AP9B111/AP9B111L

## Switching Characteristics Over the Operating Range 6,7

		9B11	1/L-8	9B111/L-10		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle <sup>8</sup>		•				
$t_{ m RC}$	Read Cycle Time	8		10		ns
t <sub>AA</sub>	Address Access Time		8		10	ns
t <sub>OHA</sub>	Output Hold Time	3		3		ns
t <sub>ACE</sub>	CE Access Time		8		10	ns
$t_{ m DOE}$	OE Access Time		3		4	ns
t <sub>LZOE</sub> 9	OE to Low-Z Output	0		0		ns
t <sub>HZOE</sub> 9	OE to High-Z Output		3		4	ns
t <sub>LZCE</sub> 9	CE to Low-Z Output	3		3		ns
t <sub>HZCE</sub> 9	CE to High-Z Output		3		4	ns
$t_{ m PU}$	CE to Power Up	0		0		ns
$t_{ m PD}$	CE to Power Down		8		10	ns
Write Cycle <sup>10</sup>		•		•	•	
$t_{ m WC}$	Write Cycle Time	8		10		ns
t <sub>SCE</sub>	CE to Write End	7		8		ns
$t_{AW}$	Address Set-up Time to Write End	7		8		ns
$t_{ m HA}$	Address Hold to Write End	0		0		ns
$t_{SA}$	Address Set-up Time to Write Start	0		0		ns
t <sub>PWE1</sub> 11	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}}$ = HIGH)	7		8		ns
$t_{\mathrm{PWE2}}$	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}} = \text{LOW}$ )	8		10		ns
$t_{\mathrm{SD}}$	Data Set-up to Write End	5		6		ns
$t_{ m HD}$	Data Hold from Write End	0		0		ns
t <sub>HZWE</sub> 9	WE LOW to High-Z Output		3		5	ns
t <sub>LZWE</sub> 9	WE HIGH to Low-Z Output	2		2		ns

#### Notes:

6. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 V to 3.0 V and output loading specified in AC Test Loads and Waveforms *Figure (a)* unless otherwise noted.

- 7. I/O will assume the High-Z state if  $\overline{OE} \ge V_{IH}$ .
- 8. WE is HIGH for a Read Cycle.
- 9. Tested with the load in AC Test Loads and Waveforms *Figure* (b). Transition is measured ±500mV from steady state voltage.
- 10. The internal write time is defined by the overlap of  $\overline{CE}$  LOW

and WE LOW. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The Data Input Set-up and Hold timing is referenced to the rising or falling edge of the signal that terminates the write.

- 11. Tested with  $\overline{OE}$  HIGH for a minimum of 4 ns before  $\overline{WE}$  = LOW to place I/O in High-Z state.
- 12. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
- 13. Address is valid prior to, or coincident with,  $\overline{\text{CE}}$  LOW transitions.
- 14. At any given temperature and voltage condition,  $t_{\mbox{HZCE}}$  is less than  $t_{\mbox{LZCE}}$  and  $t_{\mbox{HZOE}}$  is less than  $t_{\mbox{LZOE}}$ .



#### **Pin Descriptions**

#### A<sub>0</sub> - A<sub>16</sub>: Address Inputs

These 17 address inputs select one of the 131,072 8-bit words in the RAM.

#### **CE**: Chip Enable Input

 $\overline{\text{CE}}$  is asserted LOW. The Chip Enable is asserted LOW to read from or write to the device. If Chip Enable is deasserted, the device is deselected and is in a standby power mode. The I/O pins will be in the High-Z state when the device is deselected.

#### **OE**: Output Enable Input

The Output Enable input is asserted LOW. If the Output Enable is asserted LOW while  $\overline{CE}$  is asserted (LOW) and

 $\overline{\text{WE}}$  is deasserted (HIGH), data from the SRAM will be present on the I/O pins. The I/O pins will be in the High-Z state when  $\overline{\text{OE}}$  is deasserted.

#### **WE**: Write Enable Input


The Write Enable input is asserted LOW and controls read and write operations. When  $\overline{CE}$  and  $\overline{WE}$  are both asserted (LOW) input data present on the I/O pins will be written into the selected memory location.

#### I/O<sub>0</sub> - I/O<sub>7</sub>: Common Input/Output Pins

**GND: Ground** 

#### **Switching Waveforms**

Read Cycle No. 1 ( $\overline{CE}$  = LOW,  $\overline{OE}$  = LOW,  $\overline{WE}$  = HIGH)  $^{8, 12}$ 




9B111-7

Read Cycle No. 2 ( $\overline{WE}$  = HIGH) <sup>8, 13, 14</sup> t<sub>RC</sub> **A**DDRESS Valid Address  $t_{OHA}$  $t_{AA}$ ŌĒ  $t_{DOE}$ t<sub>HZOE</sub> t<sub>LZOE</sub> CE t<sub>ACE</sub>  $t_{LZCE}$ t<sub>HZCE</sub> HIGH-Z HIGH-Z  $D_{\mathsf{OUT}}$ Data Valid  $t_{PU}$ t<sub>PD</sub> SUPPLY 50% CURRENT

9B111-8

Switching Waveforms (continued)


Write Cycle No.1 ( $\overline{\text{CE}}$  controlled,  $\overline{\text{OE}}$  is HIGH or LOW:  $\overline{\text{CE}}$  Terminates Write) 10




9B111-9

9B111-10

Write Cycle No.2 (WE controlled, OE is HIGH, CE is LOW: WE Terminates Write) 10



Write Cycle No.3 (WE controlled, OE is LOW, CE is LOW: WE Terminates Write) 10



9B111-11



## AP9B111/AP9B111L

## **Truth Table**

Mode	WE	<del>CE</del>	ŌĒ	I/O	$I_{CC}$
Standby	X	Н	X	High-Z	$I_{SB1}, I_{SB2}$
Selected/Output Disabled	Н	L	Н	High-Z	$I_{CC1}, I_{CC2}$
Read	Н	L	L	$D_{ m OUT}$	$I_{CC1}, I_{CC2}$
Write	L	L	X	$D_{\mathrm{IN}}$	$I_{CC1}, I_{CC2}$

# Ordering Information Standard - AP9B111

Speed	Part Number	Package Name	Package Type	Temperature Range
8	AP9B111-8VC	V32.1	32-Pin (400-Mil) Small Outline J-Bend	
	AP9B111-8V3C	V32.2	32-Pin (300-Mil) Small Outline J-Bend	Commercial
10	AP9B111-10VC	V32.1	32-Pin (400-Mil) Small Outline J-Bend	Commercial
	AP9B111-10V3C	V32.2	32-Pin (300-Mil) Small Outline J-Bend	


#### With Optional 2V Data Retention - AP9B111L

Speed	Part Number	Package Name	Package Type	Temperature Range
8	AP9B111L-8VC	V32.1	32-Pin (400-Mil) Small Outline J-Bend	
	AP9B111L-8V3C	V32.2	32-Pin (300-Mil) Small Outline J-Bend	Commercial
10	AP9B111L-10VC	V32.1	32-Pin (400-Mil) Small Outline J-Bend	Commercial
	AP9B111L-10V3C	V32.2	32-Pin (300-Mil) Small Outline J-Bend	


Document # DS-00074-Rev \*

### **Package Diagrams**

## V32.1 - 32-Pin (400-Mil) Small Outline J-Bend (SOJ)



V32.2 - 32-Pin (300-Mil) Small Outline J-Bend (SOJ)



<sup>©</sup> Aptos Semiconductor Corporation, 1998. The information contained herein is subject to change without notice. Aptos assumes no responsibility for the use of any circuitry other than circuitry embodied in an Aptos Semiconductor product. Nor does it convey or imply any license under patent or other rights. Aptos Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user. The inclusion of Aptos Semiconductor products in life-support systems applications implies that the manufacturer assumes all risk of such use and in so doing indemnifies Aptos Semiconductor against all damages.