



PRELIMINARY

# AP9B111/AP9B111L

## 3.3V, 128K x 8 Very High-Speed, Low-Power, CMOS Static RAM with Optional 2V Data Retention

### Features

- Fast access times: 8 and 10ns
- Fast output enable ( $t_{DOE}$ ) for cache applications
- Drives a 50 pF load vs. 30 pF industry-standard load
- Multiple center power and ground pins for improved noise immunity
- 2V/100  $\mu$ A data retention ("L" version)
- Low active power: 270 mW (Max.) at 10ns
- Low standby current: 7.2 mW (Max.)
- Fully static operation, no clock or refresh required
- TTL and CMOS-compatible inputs and outputs
- Single 3.0 V to 3.6 V power supply
- Packaged in industry-standard 32-Pin, 300-Mil and 400-Mil SOJ

Aptos' high-performance, 0.35 $\mu$ , CMOS process technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 8 ns (Max.)


When Chip Enable ( $\overline{CE}$ ) is HIGH the device assumes a standby mode at which the power dissipation can be reduced down to 7.2 mW (Max.) at CMOS input levels. At 2V  $V_{CC}$ , power is reduced to 0.2 mW (Max.) ("L" version).

Easy memory expansion is provided by using asserted LOW  $\overline{CE}$  and asserted LOW output enable inputs ( $\overline{OE}$ ). The asserted LOW write enable ( $\overline{WE}$ ) controls both writing and reading of the memory.

The AP9B111/AP9B111L is pin-compatible with other 3.3V, 128K x 8 center power and ground SRAMs in the SOJ package.

### Functional Description

The Aptos AP9B111/AP9B111L is a high-speed, low-power, 128K x 8 CMOS static RAM. It is fabricated using



### Selection Guide

	AP9B111/L-8	AP9B111/L-10
Maximum Access Time (ns)	8	10
Maximum Operating Current (mA)	85	75
Maximum Standby Current (mA)	2	2

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature..... -65 °C to +150 °C

Ambient Temperature

with Power Applied..... -55 °C to +125 °C

$V_{CC}$  Supply Relative to GND..... -0.5V to +7.0V

Voltage on Any Pin Relative to GND..... -0.5V to  $V_{CC} + 0.5V$

Short Circuit Output Current <sup>1</sup>..... ±20 mA

Power Dissipation..... 1.0 W


## Electrical Characteristics Over the Operating Range (0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 3.0 V Min. to 3.6 V Max.)

Symbol	Parameter	Test Conditions	9B111/L-8		9B111/L-10		Unit
			Min.	Max.	Min.	Max.	
I <sub>CC1</sub>	Dynamic Operating Current <sup>2</sup>	$V_{CC} = \text{Max.}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}, f = f_{\text{max.}}$		85		75	mA
I <sub>CC2</sub>	Operating Current <sup>2</sup>	$V_{CC} = \text{Max.}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}, f = 0$		50		50	mA
I <sub>SB1</sub>	TTL Standby Current -TTL Inputs	$V_{CC} = \text{Max.}, V_{IN} = V_{IH} \text{ or } V_{IL}, \overline{CE} \geq V_{IH}, f = f_{\text{max.}}$		25		20	mA
I <sub>SB2</sub>	CMOS Standby Current -CMOS Inputs	$V_{CC} = \text{Max.}, \overline{CE} \geq V_{CC} - 0.2 \text{ V}, V_{IN} \geq V_{CC} - 0.2 \text{ V or } V_{IN} \leq 0.2 \text{ V}, f = 0$		2		2	mA
I <sub>LI</sub>	Input Leakage Current	$GND \leq V_{IN} \leq V_{CC}$	-1	1	-1	1	μA
I <sub>LO</sub>	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC}, \text{ Output Disabled}$	-1	1	-1	1	μA
V <sub>OH</sub>	Output High Voltage	$V_{CC} = \text{Min.}, I_{OH} = -4.0 \text{ mA}$	2.4		2.4		V
V <sub>OL</sub>	Output Low Voltage	$V_{CC} = \text{Min.}, I_{OL} = 8.0 \text{ mA}$		0.4		0.4	V
V <sub>IH</sub>	Input High Voltage <sup>3</sup>		2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	V
V <sub>IL</sub>	Input Low Voltage <sup>3</sup>		-0.3	0.8	-0.3	0.8	V

## Data Retention Characteristics (“L” Version)

Symbol	Description	Test Conditions <sup>4</sup>	Min.	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	$V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \geq V_{CC} - 0.2 \text{ V}, V_{IN} \geq V_{CC} - 0.2 \text{ V or } V_{IN} \leq 0.2 \text{ V}$	2.0		V
I <sub>CCDR</sub>	Data Retention Current			100	μA
t <sub>CDR</sub>	Chip Deselect to Data Retention Time		0		ns
t <sub>R</sub>	Operation Recovery Time		t <sub>RC</sub>		ns

## Data Retention Wave Form



9B111-3

### Notes:

- No more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- I<sub>CC</sub> is dependent upon output loading and cycle rates. Specified values are with outputs open.

3. V<sub>IL</sub> undershoot = -1.0V where t = t<sub>RC</sub>/4 per cycle. V<sub>IH</sub> overshoot = V<sub>CC</sub> + 1.0V where t = t<sub>RC</sub>/4 per cycle.

4. No input may exceed V<sub>CC</sub> + 0.3 V (DC).

5. Tested initially and after any design or process changes that may effect these parameters.




Capacitance <sup>5</sup>

Symbol	Description	Max.	Unit
$C_{IN}$	Input Capacitance	5	pF
$C_{IO}$	I/O Capacitance	5	pF

AC Test Loads and Waveforms

(a)  $C_1 = 50$  pF  
INCLUDING JIG  
AND SCOPE

(b)  $C_2 = 5$  pF  
INCLUDING JIG  
AND SCOPE



Switching Characteristics Over the Operating Range <sup>6,7</sup>

Parameter	Description	9B111/L-8		9B111/L-10		Unit
		Min.	Max.	Min.	Max.	
<i>Read Cycle</i> <sup>8</sup>						
t <sub>RC</sub>	Read Cycle Time	8		10		ns
t <sub>AA</sub>	Address Access Time		8		10	ns
t <sub>OHA</sub>	Output Hold Time	3		3		ns
t <sub>ACE</sub>	$\overline{CE}$ Access Time		8		10	ns
t <sub>DOE</sub>	$\overline{OE}$ Access Time		3		4	ns
t <sub>LZOE</sub> <sup>9</sup>	$\overline{OE}$ to Low-Z Output	0		0		ns
t <sub>HZOE</sub> <sup>9</sup>	$\overline{OE}$ to High-Z Output		3		4	ns
t <sub>LZCE</sub> <sup>9</sup>	$\overline{CE}$ to Low-Z Output	3		3		ns
t <sub>HZCE</sub> <sup>9</sup>	$\overline{CE}$ to High-Z Output		3		4	ns
t <sub>PU</sub>	$\overline{CE}$ to Power Up	0		0		ns
t <sub>PD</sub>	$\overline{CE}$ to Power Down		8		10	ns
<i>Write Cycle</i> <sup>10</sup>						
t <sub>WC</sub>	Write Cycle Time	8		10		ns
t <sub>SCE</sub>	$\overline{CE}$ to Write End	7		8		ns
t <sub>AW</sub>	Address Set-up Time to Write End	7		8		ns
t <sub>HA</sub>	Address Hold to Write End	0		0		ns
t <sub>SA</sub>	Address Set-up Time to Write Start	0		0		ns
t <sub>PWE1</sub> <sup>11</sup>	$\overline{WE}$ Pulse Width ( $\overline{OE} = \text{HIGH}$ )	7		8		ns
t <sub>PWE2</sub>	$\overline{WE}$ Pulse Width ( $\overline{OE} = \text{LOW}$ )	8		10		ns
t <sub>SD</sub>	Data Set-up to Write End	5		6		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>HZWE</sub> <sup>9</sup>	$\overline{WE}$ LOW to High-Z Output		3		5	ns
t <sub>LZWE</sub> <sup>9</sup>	$\overline{WE}$ HIGH to Low-Z Output	2		2		ns

**Notes:**

6. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 V to 3.0 V and output loading specified in AC Test Loads and Waveforms *Figure (a)* unless otherwise noted.

7. I/O will assume the High-Z state if  $\overline{OE} \geq V_{IH}$ .

8.  $\overline{WE}$  is HIGH for a Read Cycle.

9. Tested with the load in AC Test Loads and Waveforms *Figure (b)*. Transition is measured  $\pm 500\text{mV}$  from steady state voltage.

10. The internal write time is defined by the overlap of  $\overline{CE}$  LOW

and  $\overline{WE}$  LOW. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The Data Input Set-up and Hold timing is referenced to the rising or falling edge of the signal that terminates the write.

11. Tested with  $\overline{OE}$  HIGH for a minimum of 4 ns before  $\overline{WE} = \text{LOW}$  to place I/O in High-Z state.

12. The device is continuously selected.  $\overline{OE}, \overline{CE} = V_{IL}$ .

13. Address is valid prior to, or coincident with,  $\overline{CE}$  LOW transitions.

14. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> and t<sub>HZOE</sub> is less than t<sub>LZOE</sub>.

## Pin Descriptions

### $A_0 - A_{16}$ : Address Inputs

These 17 address inputs select one of the 131,072 8-bit words in the RAM.

### $\overline{CE}$ : Chip Enable Input

$\overline{CE}$  is asserted LOW. The Chip Enable is asserted LOW to read from or write to the device. If Chip Enable is deasserted, the device is deselected and is in a standby power mode. The I/O pins will be in the High-Z state when the device is deselected.

### $\overline{OE}$ : Output Enable Input

The Output Enable input is asserted LOW. If the Output Enable is asserted LOW while  $\overline{CE}$  is asserted (LOW) and

$\overline{WE}$  is deasserted (HIGH), data from the SRAM will be present on the I/O pins. The I/O pins will be in the High-Z state when  $\overline{OE}$  is deasserted.

### $\overline{WE}$ : Write Enable Input


The Write Enable input is asserted LOW and controls read and write operations. When  $\overline{CE}$  and  $\overline{WE}$  are both asserted (LOW) input data present on the I/O pins will be written into the selected memory location.

### I/O<sub>0</sub> - I/O<sub>7</sub>: Common Input/Output Pins

### GND: Ground


## Switching Waveforms

### Read Cycle No. 1 ( $\overline{CE} = \text{LOW}$ , $\overline{OE} = \text{LOW}$ , $\overline{WE} = \text{HIGH}$ )<sup>8, 12</sup>



9B111-7


### Read Cycle No. 2 ( $\overline{WE} = \text{HIGH}$ )<sup>8, 13, 14</sup>



9B111-8


Switching Waveforms (continued)

Write Cycle No.1 ( $\overline{CE}$  controlled,  $\overline{OE}$  is HIGH or LOW:  $\overline{CE}$  Terminates Write) <sup>10</sup>




9B111-9

Write Cycle No.2 ( $\overline{WE}$  controlled,  $\overline{OE}$  is HIGH,  $\overline{CE}$  is LOW:  $\overline{WE}$  Terminates Write) <sup>10</sup>



9B111-10

Write Cycle No.3 ( $\overline{WE}$  controlled,  $\overline{OE}$  is LOW,  $\overline{CE}$  is LOW:  $\overline{WE}$  Terminates Write) <sup>10</sup>



9B111-11

**PRELIMINARY****AP9B111/AP9B111L****Truth Table**

Mode	$\overline{WE}$	$\overline{CE}$	$\overline{OE}$	I/O	I <sub>CC</sub>
Standby	X	H	X	High-Z	I <sub>SB1</sub> , I <sub>SB2</sub>
Selected/Output Disabled	H	L	H	High-Z	I <sub>CC1</sub> , I <sub>CC2</sub>
Read	H	L	L	D <sub>OUT</sub>	I <sub>CC1</sub> , I <sub>CC2</sub>
Write	L	L	X	D <sub>IN</sub>	I <sub>CC1</sub> , I <sub>CC2</sub>

**Ordering Information***Standard - AP9B111*

Speed	Part Number	Package Name	Package Type	Temperature Range
8	AP9B111-8VC	V32.1	32-Pin (400-Mil) Small Outline J-Bend	Commercial
	AP9B111-8V3C	V32.2	32-Pin (300-Mil) Small Outline J-Bend	
10	AP9B111-10VC	V32.1	32-Pin (400-Mil) Small Outline J-Bend	
	AP9B111-10V3C	V32.2	32-Pin (300-Mil) Small Outline J-Bend	


*With Optional 2V Data Retention - AP9B111L*

Speed	Part Number	Package Name	Package Type	Temperature Range
8	AP9B111L-8VC	V32.1	32-Pin (400-Mil) Small Outline J-Bend	Commercial
	AP9B111L-8V3C	V32.2	32-Pin (300-Mil) Small Outline J-Bend	
10	AP9B111L-10VC	V32.1	32-Pin (400-Mil) Small Outline J-Bend	
	AP9B111L-10V3C	V32.2	32-Pin (300-Mil) Small Outline J-Bend	

Document # DS-00074-Rev \*

Package Diagrams

V32.1 - 32-Pin (400-Mil) Small Outline J-Bend (SOJ)



V32.2 - 32-Pin (300-Mil) Small Outline J-Bend (SOJ)

