

Am29LV400T/Am29LV400B

Data Sheet

INTRODUCTION

This amendment supersedes information in the Am29LV400 data sheet, PID 20514B.

This amendment will be available online via AMD's World Wide Web site (<http://www.amd.com>), in addition to the literature ordering hotline. All changes contained in this document will be included in the next release of the Flash Products Data Book/Handbook.

DOCUMENT ORGANIZATION

Table 1 lists the data book pages affected by this document and contains a description of changes for each page.

The remainder of this document contains the change pages. In the footer of the change pages are two page numbers. The page number in parenthesis lists the corresponding page in the data book.

Table 1. Am29LV400 Data Sheet Changes

Amendment Page	Data Sheet Page	Description of Changes
3	1	<p>Distinctive Characteristics: Rearranged bullets. Renamed "2.7 to 3.6 volt, extended voltage range..." to "Single power supply operation." Under "Single power supply operation" and "High performance" bullets, defined standard and extended voltage ranges and added 90 ns speed option. Combined "Advanced power management" and "Low current consumption" bullets into new "Ultra low power consumption" bullet. Under that bullet, revised the typical standby and automatic sleep mode current specifications from 1 μA to 200 nA; revised read current specification from 10 mA to 2 mA/MHz. Combined "Sector protection" and "Flexible sector architecture" bullets. Under flexible sector architecture bullet, added temporary sector unprotect feature description. Combined Embedded Program and Embedded Erase bullets under new "Embedded Algorithms" bullet; removed TM designations. Clarified descriptions of sector protection, erase suspend/resume, hardware reset pin, ready/busy pin, and data polling and toggle bits.</p> <p>General Description: Added text on new speed option and voltage range to the second paragraph.</p>
4	3	<p>Product Selector Guide: Added -90R voltage range and speed option.</p>
4	5	<p>Pin Configuration: Added new voltage range to V_{CC} specification.</p>
5	6	<p>Ordering Information, Standard Products: The -90R speed option is now listed in the example. Revised "Speed Option" section to indicate both voltage ranges. <i>Valid Combinations:</i> Added -90R speed option and voltage range.</p>
6	8	<p>Automatic Sleep Mode: Revised addresses stable time to 200 ns and current draw to 200 nA.</p>

Table 1. Am29LV400 Data Sheet Changes (Continued)

Amendment Page	Data Sheet Page	Description of Changes
6	13	Table 6, Command Definitions: Grouped address designators PA, PD, RA, RD, and SA under the legend heading. Modified SA definition to accommodate the sector protect verify command. Since unlock addresses only require address bits A0–A10 to be valid, the number of hexadecimal digits in the unlock addresses were changed from four to three. The remaining upper address bits are don't care. Removed "H" designation from hexadecimal values in table and replaced with new Note 1. Revised Notes 5 and 6 to indicate when commands are valid; are now Notes 4 and 5. Expanded autoselect section to show each function separately: manufacturer ID, device ID, and sector protect verify. Added Note 3 to explain sector protect codes. In Note 8, changed A13 to A11, added "unless otherwise noted"; is now Note 6.
7	19	RESET: Hardware Reset Pin: Fourth paragraph: Revised standby mode specification to 200 nA.
7	20	Figure 5, Timing Diagram for Byte Mode Configuration: Corrected labels on DQ8-DQ14 waveform, were missing "4".
7	27	Operating Ranges: <i>V_{CC} Supply Voltages:</i> Added 3.0 to 3.6 V voltage range and -90R speed option.
8	28	DC Characteristics: <i>CMOS Compatible:</i> Changed I _{CC1} from 30 mA maximum at 6 MHz to 16 mA maximum at 5 MHz and 4 mA maximum at 1 MHz. Changed I _{CC2} from 35 mA to 30 mA maximum. In the V _{OL} specification, changed the I _{OL} test condition from 5.8 mA to 4.0 mA. In Note 1, changed 6 MHz to 5 MHz. In Note 3, changed address stable time from 300 ns to 200 ns; changed typical automatic sleep mode current from 1 μA to 200 nA.
9	28A	Figure 10A, I_{CC} Current vs. Time, and Figure 10B, I_{CC} vs. Frequency: Figure 8A illustrates current draw during the Automatic Sleep Mode after the addresses are stable. Figure 8B shows how frequency affects the current draw curves for both voltage ranges.
10	29	AC Characteristics: <i>Read Only Operations Characteristics:</i> Added -90R column. Test Conditions, Figure 11: Added 90 ns speed to C _L note.
11	30	AC Characteristics: <i>Write/Erase/Program Operations:</i> Added the -90R column.
12	33	Figure 16, AC Waveforms for Chip/Sector Erase Operations: Changed 5555H to 555H in addresses waveform to match command definitions (Table 6).
13	36	Figure 23, Temporary Sector Unprotect Diagram: Corrected callouts on RESET waveform to "0 V or 3 V".
13	37	AC Characteristics: <i>Alternate CE Controlled Writes:</i> Added the -90R column. Changed t _{AH} from 45 to 50 ns for -100, from 50 to 65 ns for -150. Changed t _{DS} from 50 to 65 ns for -150. Changed t _{CP} from 50 to 65 ns for -150.
14	38	Figure 24, Alternate CE Controlled Write Operation Timings: Changed 5555H to 555H in addresses waveform to match command definitions (Table 6).
15	39	Erase and Programming Performance: Added typical chip erase specification. Renamed erase/program cycles specification to erase/program endurance. Corrected to indicate 1,000,000 cycle endurance is typical, not maximum; also that 100,000 cycle endurance is minimum, not typical. Revised Note 1 to include write endurance; moved Note 1 references in table to table head. Consolidated and moved Note 1 and Note 3 references in table to table head. Combined Note 2 and Note 5 into new Note 1, which applies to the entire table; revised to indicate that DQ5=1 after any maximum time. Comments for program and erase now straddle parameter rows. Corrected comment for byte programming (comment for "byte programming time" was incorrectly listed). Separated the two sentences in Note 4 into new Notes 4 and 5; added corresponding note references to comment section.

Am29LV400T/Am29LV400B

4 Megabit (524,288 x 8-Bit/262,144 x 16-Bit) CMOS 3.0 Volt-only Sector Architecture Flash Memory

DISTINCTIVE CHARACTERISTICS

■ Single power supply operation

- Extended voltage range: 2.7 to 3.6 volt read and write operations for battery-powered applications
- Standard voltage range: 3.0 to 3.6 volt read and write operations and for compatibility with high performance 3.3 volt microprocessors

■ High performance

- Extended voltage range: access times as fast as 100 ns
- Standard voltage range: access times as fast as 90 ns

■ Ultra low power consumption

- Automatic Sleep Mode: 200 nA typical
- Standby mode: 200 nA typical
- Read mode: 2 mA/MHz typical
- Program/erase mode: 20 mA typical

■ Flexible sector architecture

- One 16 Kbyte, two 8 Kbyte, one 32 Kbyte, and seven 64 Kbyte sectors (byte mode)
- One 8 Kword, two 4 Kword, one 16 Kword, and seven 32 Kword sectors (word mode)
- Supports control code and data storage on a single device
- Sector Protection features:
 - A hardware method of locking a sector to prevent any program or erase operations within that sector
 - Temporary Sector Unprotect feature allows code changes in previously locked sectors

■ Top or bottom boot block configurations available

■ Embedded Algorithms

- Embedded Erase algorithms automatically preprogram and erase the entire chip or any combination of designated sectors
- Embedded Program algorithms automatically write and verify bytes or words at specified addresses

■ Minimum 100,000 write cycle guarantee per sector

■ Package option

- 48-pin TSOP
- 44-pin SO

■ Compatibility with JEDEC standards

- Pinout and software compatible with single-power supply Flash
- Superior inadvertent write protection

■ Data Polling and toggle bits

- Provides a software method of detecting program or erase operation completion

■ Ready/Busy pin

- Provides a hardware method of detecting program or erase cycle completion

■ Erase suspend/resume feature

- Provides the ability to suspend the erase operation in any sector, read data from or program data to any other sector, then return to the original sector and complete the initial erase operation

■ Hardware reset pin (RESET)

- Hardware method to reset the device to the read mode

GENERAL DESCRIPTION (PARAGRAPH 2)

The Am29LV400 provides two levels of performance. The first level offers access times as fast as 100 ns with a V_{CC} range as low as 2.7 volts, which is optimal for battery powered applications. The second level offers a 90 ns access time, optimizing performance in

systems where the power supply is in the regulated range of 3.0 to 3.6 volts. To eliminate bus contention, the device has separate chip enable (\overline{CE}), write enable (\overline{WE}), and output enable (\overline{OE}) controls.

PRODUCT SELECTOR GUIDE

Family Part Number	Am29LV400T/Am29LV400B			
Ordering Part Number: $V_{CC} = 3.0\text{--}3.6\text{ V}$	-90R			
$V_{CC} = 2.7\text{--}3.6\text{ V}$		-100	-120	-150
Max access time (ns)	90	100	120	150
\overline{CE} access time (ns)	90	100	120	150
\overline{OE} access time (ns)	40	40	50	55

PIN CONFIGURATION


- A0–A17 = 18 addresses
- DQ0–DQ14 = 15 data inputs/outputs
- DQ15/A-1 = DQ15 data input/output,
A-1 address mux
- \overline{BYTE} = Selects 8-bit or 16-bit mode
- \overline{CE} = Chip enable
- \overline{OE} = Output enable
- \overline{WE} = Write enable
- \overline{RESET} = Hardware reset pin, active low
- RY/ \overline{BY} = Ready/ \overline{Busy} output
- V_{CC} = Standard voltage range
(3.0 V to 3.6 V) for -90R

Extended voltage range
(2.7 to 3.6 V) for -100, -120, -150
- V_{SS} = Device ground
- NC = Pin not connected internally

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid Combinations	
Am29LV400T-90R, Am29LV400B-90R V _{CC} = 3.0–3.6 V	EC, EI, FC, FI, SC, SI
Am29LV400T-100, Am29LV400B-100	SC, SI, SE, SEB, EC, EI, EE, EEB, FC, FI, FE, FEB
Am29LV400T-120, Am29LV400B-120	
Am29LV400T-150, Am29LV400B-150	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

USER BUS OPERATIONS (PAGE 8)

Automatic Sleep Mode

Advanced power management features such as the automatic sleep mode minimize Flash device energy consumption. This is extremely important in battery-powered applications. The Am29LV400 automatically enables the low-power, automatic sleep mode

when addresses remain stable for 200 ns. Automatic sleep mode is independent of the \overline{CE} , \overline{WE} , and \overline{OE} control signals. Typical sleep mode current draw is 200 nA (for CMOS-compatible operation). Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system.

TABLE 6, COMMAND DEFINITIONS (PAGE 13)

Table 6. Am29LV400 Command Definitions

Command Sequence Read/Reset (Note 2)	Bus Write Cycles Req'd	First Bus Write Cycle		Second Bus Read/Write Cycle		Third Bus Write Cycle		Fourth Bus Read/Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle		
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	
Reset/Read	Word	1	XXX	XXF0	RA	RD								
	Byte			F0										
Autoselect Manufacturer ID	Word	3	555	XXAA	2AA	XX55	555	XX90	X00	XX01				
	Byte		2AA	AA	555	55	2AA	90	X00	01				
Autoselect Device ID (Top Boot Block)	Word	3	555	XXAA	2AA	XX55	555	XX90	X01	22DA				
	Byte		2AA	AA	555	55	2AA	90	X01	DA				
Autoselect Device ID (Bottom Boot Block)	Word	3	555	XXAA	2AA	XX55	555	XX90	X01	225B				
	Byte		2AA	AA	555	55	2AA	90	X01	5B				
Autoselect Sector Protect Verify (Note 3)	Word	3	555	XXAA	2AA	XX55	555	XX90	SA X02	XX00				
	Byte		2AA	AA	555	55	2AA	90		XX01				
											00			
Program	Word	4	555	XXAA	2AA	XX55	555	XXA0	PA	PD				
	Byte		2AA	AA	555	55	2AA	A0						
Chip Erase	Word	6	555	XXAA	2AA	XX55	555	XX80	555	XXAA	2AA	XX55	555	XX10
	Byte		2AA	AA	555	55	2AA	80	2AA	AA	555	55	2AA	10
Sector Erase	Word	6	555	XXAA	2AA	XX55	555	XX80	555	XXAA	2AA	XX55	SA	XX30
	Byte		2AA	AA	555	55	2AA	80	2AA	AA	555	55		30
Erase Suspend (Note 4)	Word	1	XXX	XXB0										
	Byte			B0										
Erase Resume (Note 5)	Word	1	XXX	XX30										
	Byte			30										

Legend:

RA = Address of the memory location to be read.

RD = Data read from location RA during read operation.

PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the \overline{WE} or \overline{CE} pulse.

PD = Data to be programmed at location PA. Data is latched on the rising edge of \overline{WE} or \overline{CE} pulse.

SA = Address of the sector to be erased or verified. Address bits A17–A12 uniquely select any sector.

Notes:

1. All values are in hexadecimal.
2. See Tables 1 and 2 for description of bus operations.
3. The data is 00h for an unprotected sector and 01h for a protected sector. The complete bus address is composed of the sector address on A17–A12 and 02h on A7–A0.
4. Read and program functions in non-erasing sectors are allowed in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation.
5. The Erase Resume command is valid only during the Erase Suspend mode.
6. Unless otherwise noted, address bits A17–A11 = X = don't care.

WRITE OPERATION STATUS (PAGE 19)

RESET: Hardware Reset Pin

The $\overline{\text{RESET}}$ pin is an active low signal. A logic '0' on this pin will force the device out of any mode that is currently executing back to the reset state. This allows a system reset to take effect immediately without having to wait for the device to finish a long execution cycle. To avoid a potential bus contention during a system reset, the device is isolated from the data I/O bus by tri-stating the data output pins for the duration of the $\overline{\text{RESET}}$ pulse.


If $\overline{\text{RESET}}$ is asserted during a program or erase operation, the RY/ $\overline{\text{BY}}$ pin will remain low until the reset operation is internally complete. This will require between 1 μs and 20 μs . Hence the RY/ $\overline{\text{BY}}$ pin can be used to signal that the reset operation is complete. Otherwise, allow for the maximum reset time of 20 μs . If $\overline{\text{RESET}}$ is asserted when a program

or erase operation is not executing (RY/ $\overline{\text{BY}}$ pin is high), the reset operation will be complete within 500 ns.

Asserting $\overline{\text{RESET}}$ during a program or erase operation leaves erroneous data stored in the address locations being operated on at the time of device reset. These locations need updating after the reset operation is complete. See Figure 3 for timing specifications.

The device enters I_{CC4} standby mode (200 nA) when $V_{\text{SS}} \pm 0.3 \text{ V}$ is applied to the $\overline{\text{RESET}}$ pin. The device can enter this mode at any time, regardless of the logical condition of the $\overline{\text{CE}}$ pin. Furthermore, entering I_{CC4} during a program or erase operation leaves erroneous data in the address locations being operated on at the time of the $\overline{\text{RESET}}$ pulse. These locations need updating after the device resumes standard operations. After the $\overline{\text{RESET}}$ pin goes high, a minimum latency period of 50 ns must occur before a valid read can take place.

WORD/BYTE CONFIGURATION (PAGE 20)



20514B-9

Figure 5. Timing Diagram for Byte Mode Configuration

OPERATING RANGES (PAGE 27)

Commercial (C) Devices

Ambient Temperature (T_A) 0°C to +70°C

Industrial (I) Devices

Ambient Temperature (T_A) -40°C to +85°C

Extended (E) Devices

Ambient Temperature (T_A) -55°C to +125°C

V_{CC} Supply Voltages

V_{CC} for Am29LV400T/B-90R +3.0 V to 3.6 V

V_{CC} for Am29LV400T/B-100, -120, -150. +2.7 V to 3.6 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS


CMOS Compatible

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
I_{LI}	Input Load Current	$V_{IN} = V_{SS}$ to V_{CC} ; $V_{CC} = V_{CC\ max}$		± 1.0	μA
I_{LIT}	A9 Input Load Current	$V_{CC} = V_{CC\ max}$; A9 = 13.0 V		35	μA
I_{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ to V_{CC} ; $V_{CC} = V_{CC\ max}$		± 1.0	μA
I_{CC1}	V_{CC} Active Current (Note 1)	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$, Byte Mode	5 MHz	16	mA
			1 MHz	4	
		$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$, Word Mode	5 MHz	16	
			1 MHz	4	
I_{CC2}	V_{CC} Active Current (Notes 2 and 4)	$\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$		30	mA
I_{CC3}	V_{CC} Standby Current	$V_{CC} = V_{CC\ max}$; \overline{CE} , RESET = $V_{CC} \pm 0.3$ V		5	μA
I_{CC4}	V_{CC} Reset Current	$V_{CC} = V_{CC\ max}$; RESET = $V_{SS} \pm 0.3$ V		5	μA
I_{CC5}	Automatic Sleep Mode (Note 3)	$V_{IH} = V_{CC} \pm 0.3$ V; $V_{IL} = V_{SS} \pm 0.3$ V		5	μA
V_{IL}	Input Low Voltage		-0.5	0.8	V
V_{IH}	Input High Voltage		$0.7 \times V_{CC}$	$V_{CC} + 0.3$	V
V_{ID}	Voltage for Autoselect and Temporary Sector Unprotect	$V_{CC} = 3.3$ V	11.5	12.5	V
V_{OL}	Output Low Voltage	$I_{OL} = 4.0$ mA, $V_{CC} = V_{CC\ min}$		0.45	V
V_{OH1}	Output High Voltage	$I_{OH} = -2.0$ mA, $V_{CC} = V_{CC\ min}$	$0.85 V_{CC}$		V
V_{OH2}		$I_{OH} = -100$ μA , $V_{CC} = V_{CC\ min}$	$V_{CC} - 0.4$		
V_{LKO}	Low V_{CC} Lock-Out Voltage (Note 4)		2.3	2.5	V

Notes:

1. The I_{CC} current listed includes both the DC operating current and the frequency dependent component (at 5 MHz). The frequency component typically is less than 2 mA/MHz, with \overline{OE} at V_{IH} .
2. I_{CC} active while Embedded Erase or Embedded Program is in progress.
3. Automatic sleep mode enables the low power mode when addresses remain stable for 200 ns. Typical sleep mode current is 200 nA.
4. Not 100% tested.
5. For Am29LV400-xxx, $V_{CC} = 2.7$ to 3.6 V. For Am29LV400-xxR, $V_{CC} = 3.0$ V to 3.6 V.


DC CHARACTERISTICS (CONTINUED)



Note: Addresses are switching at 1 MHz

20514B-14A

Figure 10A. I_{CC} Current vs. Time



Note: T = 25 °C

20514B-14B

Figure 10B. I_{CC} vs. Frequency

AC CHARACTERISTICS

Read-Only Operations Characteristics


Parameter Symbols		Description	Test Setup	Speed Option (Note 1)				Unit
JEDEC	Standard			-90R	-100	-120	-150	
t_{AVAV}	t_{RC}	Read Cycle Time (Note 3)	Min	90	100	120	150	ns
t_{AVQV}	t_{ACC}	Address to Output Delay	$\overline{CE} = V_{IL}$ $\overline{OE} = V_{IL}$ Max	90	100	120	150	ns
t_{ELQV}	t_{CE}	Chip Enable to Output Delay	$\overline{OE} = V_{IL}$ Max	90	100	120	150	ns
t_{GLQV}	t_{OE}	Output Enable to Output Delay	Max	40	40	50	55	ns
t_{EHQZ}	t_{DF}	Chip Enable to Output High Z (Notes 2, 3)	Max	30	30	30	40	ns
t_{GHQZ}	t_{DF}	Output Enable to Output High Z (Notes 2, 3)	Max	30	30	30	40	ns
t_{AXQX}	t_{OH}	Output Hold Time From Addresses, \overline{CE} or \overline{OE} , Whichever Occurs First (Note 3)	Min	0	0	0	0	ns
	t_{Ready}	RESET Pin Low to Read Mode (Note 3)	Max	20	20	20	20	μ s

Notes:

- Test Conditions
 Input Rise and Fall Times: 5 ns
 Input Pulse Levels: 0.0 V to 3.0 V
 Timing Measurement Reference Level:
 Input: 1.5 V
 Output: 1.5 V

2. Output Driver Disable Time

3. Not 100% tested.



Notes:

- $C_L = 30$ pF for 90 and 100 ns
- $C_L = 100$ pF for 120 and 150 ns

20514B-15

Figure 11. Test Conditions

AC CHARACTERISTICS


Write (Erase/Program) Operations

Parameter Symbols		Description						Unit
JEDEC	Standard							
t _{AVAV}	t _{WC}	Write Cycle Time (Note 2)	Min	90	100	120	150	ns
t _{AVWL}	t _{AS}	Address Setup Time	Min	0	0	0	0	ns
t _{WLAX}	t _{AH}	Address Hold Time	Min	50	50	50	65	ns
t _{DVWH}	t _{DS}	Data Setup Time	Min	50	50	50	65	ns
t _{WHDX}	t _{DH}	Data Hold Time	Min	0	0	0	0	ns
	t _{OES}	Output Enable Setup Time (Note 2)	Min	0	0	0	0	ns
	t _{OEH}	Output Enable Hold Time	Read (Note 2)	Min	0	0	0	ns
			Toggle and $\overline{\text{Data}}$ Polling (Note 2)	Min	10	10	10	10
t _{GHWL}	t _{GHWL}	Read Recovery Time Before Write (OE High to WE Low)	Min	0	0	0	0	ns
t _{ELWL}	t _{CS}	$\overline{\text{CE}}$ Setup Time	Min	0	0	0	0	ns
t _{WHEH}	t _{CH}	$\overline{\text{CE}}$ Hold Time	Min	0	0	0	0	ns
t _{WLWH}	t _{WP}	Write Pulse Width	Min	50	50	50	65	ns
t _{WHDL}	t _{WPH}	Write Pulse Width High	Min	30	30	30	35	ns
t _{WHWH1}	t _{WHWH1}	Programming Operation	Byte	Typ	9	9	9	μs
			Word	Typ	11	11	11	
t _{WHWH2}	t _{WHWH2}	Sector Erase Operation (Note 1)	Typ	1	1	1	1	sec
	t _{VCS}	V _{CC} Setup Time	Min	50	50	50	50	μs
	t _{RB}	Write Recovery Time from RY/ $\overline{\text{BY}}$	Min	0	0	0	0	ns
	t _{RH}	$\overline{\text{RESET}}$ High Time Before Read	Min	50	50	50	50	ns
	t _{RPD}	$\overline{\text{RESET}}$ To Power Down Time	Min	20	20	20	20	μs
	t _{BUSY}	Program/Erase Valid to RY/ $\overline{\text{BY}}$ Delay	Min	90	90	90	90	ns
	t _{ELFL} /t _{ELFH}	$\overline{\text{CE}}$ to $\overline{\text{BYTE}}$ Switching Low or High	Max	5	5	5	5	ns
	t _{FLOZ}	$\overline{\text{BYTE}}$ Switching Low to Output HIGH Z	Min	30	30	40	40	ns
	t _{FHQV}	$\overline{\text{BYTE}}$ Switching High to Output Active	Min	30	30	40	40	ns
	t _{VIDR}	Rise Time to V _{ID}	Min	500	500	500	500	ns
	t _{RP}	$\overline{\text{RESET}}$ Pulse Width	Min	500	500	500	500	ns
	t _{RRB}	$\overline{\text{RESET}}$ Low to RY/ $\overline{\text{BY}}$ High	Max	20	20	20	20	μs
	t _{RSP}	$\overline{\text{RESET}}$ Setup Time for Temporary Sector Unprotect	Min	4	4	4	4	μs

Notes:

1. The duration of the program or erase operation is variable and is calculated in the internal algorithms.
2. Note 100% tested.

SWITCHING WAVEFORMS




20514B-20

Note: SA is the sector address for Sector Erase

Figure 16. AC Waveforms for Chip/Sector Erase Operations

SWITCHING WAVEFORMS (PAGE 36)



20514B-27

Figure 23. Temporary Sector Unprotect Timing Diagram

AC CHARACTERISTICS

Write (Erase/Program) Operations


Alternate \overline{CE} Controlled Writes

Parameter Symbols		Description		-90R	-100	-120	-150	Unit
JEDEC	Standard							
t_{AVAV}	t_{WC}	Write Cycle Time (Note 2)	Min	90	100	120	150	ns
t_{AVWL}	t_{AS}	Address Setup Time	Min	0	0	0	0	ns
t_{ELAX}	t_{AH}	Address Hold Time	Min	50	50	50	65	ns
t_{DVEH}	t_{DS}	Data Setup Time	Min	50	50	50	65	ns
t_{EHDX}	t_{DH}	Data Hold Time	Min	0	0	0	0	ns
	t_{OES}	Output Enable Setup Time	Min	0	0	0	0	ns
	t_{OEH}	Output Enable Hold Time	Read (Note 2)	Min	0	0	0	ns
		Toggle and \overline{Data} Polling (Note 2)	Min	10	10	10	10	ns
t_{GHLEL}	t_{GHLEL}	Read Recovery Time Before Write (\overline{OE} High to \overline{WE} Low)	Min	0	0	0	0	ns
t_{WLEL}	t_{WS}	\overline{WE} Setup Time	Min	0	0	0	0	ns
t_{EHWH}	t_{WH}	\overline{WE} Hold Time	Min	0	0	0	0	ns
t_{ELEH}	t_{CP}	\overline{CE} Pulse Width	Min	50	50	50	65	ns
t_{EHEL}	t_{CPH}	\overline{CE} Pulse Width High	Min	30	30	30	35	ns
t_{WHWH1}	t_{WHWH1}	Programming Operation	Byte	Typ	9	9	9	μ s
			Word	Typ	11	11	11	
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation (Note 1)	Typ	1	1	1	1	sec
	t_{FLQZ}	BYTE Switching Low to Output HIGH Z (Note 2)	Min	30	30	30	30	ns

Notes:

1. The duration of the program or erase operation is variable and is calculated in the internal algorithms.
2. Does not include the preprogramming time.
3. Not 100% tested.

SWITCHING WAVEFORMS



Notes:

1. PA is address of the memory location to be programmed.
2. PD is data to be programmed at byte address.
3. $\overline{DQ7}$ is the complement of the data written to the device.
4. D_{OUT} is the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.

20514B-28

Figure 24. Alternate \overline{CE} Controlled Write Operation Timings

ERASE AND PROGRAMMING PERFORMANCE

Parameter				Comments
	Typ (Note 2)	Max (Note 3)	Unit	
Sector Erase Time	1	15	s	Excludes 00h programming prior to erasure (Note 4)
Chip Erase Time	11		s	
Byte Programming Time	9	300	μs	Excludes system level overhead (Note 5)
Word Programming Time	11	360	μs	
Chip Programming Time	Byte Mode	4.5	s	
	Word Mode	2.9	s	
Erase/Program Endurance	1,000,000		cycles	Minimum 100,000 cycles guaranteed

Notes:

1. The typical program and erase times are considerably less than the maximum times since most words/bytes program or erase significantly faster than the worst case word/byte. The device enters the failure mode (DQ5="1") only after the maximum times given are exceeded. See the section on DQ5 for further information.
2. Except for erase and program endurance, the typical program and erase times assume the following conditions: 25°C, 3.0 V V_{CC}, 100,000 cycles. Additionally, programming typicals assume checkerboard pattern.
3. Under worst case conditions of 90°C, V_{CC} = 2.7 V, 100,000 cycles.
4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
5. System-level overhead is the time required to execute the four-bus-cycle sequence for the program command. See Table 6 for further information on command definitions.

Trademarks

Copyright © 1997 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD logo, and combinations thereof are registered trademarks of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.