

# DS1643/DS1643P-70/100 Nonvolatile Timekeeping RAM

#### **FEATURES**

- Integrated NV SRAM, real time clock, crystal, power fail control circuit and lithium energy source
- · Clock registers are accessed identical to the static RAM. These registers are resident in the eight top RAM locations.
- Totally nonvolatile with over 10 years of operation in the absence of power
- Access times of 70 ns and 100 ns
- BCD coded year, month, date, day, hours, minutes, and seconds with leap year compensation valid up to
- Power–fail write protection allows for ±10% V<sub>CC</sub> power supply tolerance
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time
- DS1643 only (DIP Module)
  - Standard JEDEC Byte-wide 8K x 8 RAM pinout
- DS1643P only (PowerCap Module Board)
  - Surface mountable package for direct connection to PowerCap containing battery and crystal
  - Replaceable battery (PowerCap)
  - Power-fail output
  - Pin-for-pin compatible with other densities of DS164XP Timekeeping RAM

#### **ORDERING INFORMATION**

DS1643-XXX 28-pin DIP module

70 ns access -100 100 ns access

\*DS1643P-XXX 34-pin PowerCap Module Board


-70 70 ns access -100 100 ns access

(PowerCap) Required; must be ordered separately \*DS9034PCX

#### **PIN ASSIGNMENT**

NC	₿ 1	28	VCC
A12	2 2	27	$\overline{WE}$
<b>A</b> 7	<b>⊠</b> 3	26	CE2
<b>A</b> 6	<b>8</b> 4	25 🛭	<b>A8</b>
<b>A</b> 5	<b>3</b> 5	24	<b>A</b> 9
<b>A</b> 4	<b>8</b> 6	23 🛭	A11
АЗ	<b>8</b> 7	22	ŌĒ
<b>A</b> 2	8 8	21	A10
A1	9	20	CE
<b>A</b> 0	10	19	DQ7
DQ0	<b>3</b> 11	18	DQ6
DQ1	12	17	DQ5
DQ2	13	16	DQ4
GND	<b>3</b> 14	15	DQ3

28-PIN ENCAPSULATED PACKAGE (700 MIL EXTENDED)



34-PIN POWERCAP MODULE BOARD (USES DS9034PCX POWERCAP)

### **PIN DESCRIPTION**

A0-A12 CE Address Input

Chip Enable

Chip Enable 2 (DIP Module only) CE2

Œ Output Enable WE Write Enable  $V_{CC}$ +5 Volts GND Ground

DQ0-DQ7 Data Input/Output

- No Connect **RST** 

Power-on Reset Output(PowerCap Module board only)

 Crystal Connection X1, X2 - Battery Connection  $V_{BAT}$ 

#### DESCRIPTION

The DS1643 is a 8K x 8 nonvolatile static RAM with a full function Real Time Clock (RTC) which are both accessible in a Byte-wide format. The nonvolatile timekeeping RAM is function equivalent to any JEDEC standard 8Kx8SRAM. The device can also be easily substituted in ROM, EPROM and EEPROM sockets providing read/ write nonvolatility and the addition of the real time clock function. The real time clock information resides in the eight uppermost RAM locations. The RTC registers contain year, month, date, day, hours, minutes, and seconds data in 24-hour BCD format. Corrections for the day of the month and leap year are made automatically. The RTC clock registers are double buffered to avoid access of incorrect data that can occur during clock update cycles. The double buffered system also prevents time loss as the timekeeping countdown continues unabated by access to time register data. The DS1643 also contains its own power-fail circuitry which deselects the device when the  $V_{CC}$  supply is in an out of tolerance condition. This feature prevents loss of data from unpredictable system operation brought on by low V<sub>CC</sub> as errant access and update cycles are avoided.

#### **PACKAGES**


The DS1643 is available in two packages (28–pin DIP module and 34–pin PowerCap module). The 28–pin Dip style module integrated the crystal, lithium energy source, and silicon all in one package. The 34–pin PowerCap Module Board is designed with contacts for connection to a separate PowerCap (DS9034PCX) that

contains the crystal and battery. This design allows the PowerCap to be mounted on top of the DS1643P after the completion of the surface mount process. Mounting the PowerCap after the surface mount process prevents damage to the crystal and battery due to high temperatures required for solder reflow. The PowerCap is keyed to prevent reverse insertion. The PowerCap Module Board and PowerCap are ordered separately and shipped in separate containers. The part number for the PowerCap is DS9034PCX.

# CLOCK OPERATIONS-READING THE CLOCK

While the double buffered register structure reduces the chance of reading incorrect data, internal updates to the DS1643 clock registers should be halted before clock data is read to prevent reading of data in transition. However, halting the internal clock register updating process does not affect clock accuracy. Updating is halted when a one is written into the read bit, the seventh most significant bit in the control register. As long as a one remains in that position, updating is halted. After a halt is issued, the registers reflect the count, that is day, date, and time that was current at the moment the halt command was issued. However, the internal clock registers of the double buffered system continue to update so that the clock accuracy is not affected by the access of data. All of the DS1643 registers are updated simultaneously after the clock status is reset. Updating is within a second after the read bit is written to zero.

### **BLOCK DIAGRAM DS1643** Figure 1



#### **DS1643 TRUTH TABLE Table 1**

V <sub>CC</sub>	CE	CE2	ŌĒ	WE	MODE	DQ	POWER
	$V_{IH}$	Х	Х	Х	DESELECT	HIGH Z	STANDBY
	Х	V <sub>IL</sub>	Х	Х	DESELECT	HIGH Z	STANDBY
5 VOLTS ± 10%	V <sub>IL</sub>	V <sub>IH</sub>	Х	V <sub>IL</sub>	WRITE	DATA IN	ACTIVE
	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	READ	DATA OUT	ACTIVE
	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	READ	HIGH Z	ACTIVE
<4.5 VOLTS >V <sub>BAT</sub>	Х	Х	Х	Х	DESELECT	HIGH Z	CMOS STANDBY
<v<sub>BAT</v<sub>	Х	Х	Х	Х	DESELECT	HIGH Z	DATA RETENTION MODE

#### **SETTING THE CLOCK**

The 8-bit of the control register is the write bit. Setting the write bit to a one, like the read bit, halts updates to the DS1643 registers. The user can then load them with the correct day, date and time data in 24 hour BCD format. Resetting the write bit to a zero then transfers those values to the actual clock counters and allows normal operation to resume.

# STOPPING AND STARTING THE CLOCK OSCILLATOR

The clock oscillator may be stopped at any time. To increase the shelf life, the oscillator can be turned off to minimize current drain from the battery. The  $\overline{OSC}$  bit is the MSB for the seconds registers. Setting it to a 1 stops the oscillator.

### **FREQUENCY TEST BIT**

Bit 6 of the day byte is the frequency test bit. When the frequency test bit is set to logic "1" and the oscillator is

running, the LSB of the seconds register will toggle at 512 Hz. When the seconds register is being read, the DQ0 line will toggle at the 512 Hz frequency as long as conditions for access remain valid (i.e.,  $\overline{\text{CE}}$  low,  $\overline{\text{OE}}$  low, CE2 high, and address for seconds register remain valid and stable).

### **CLOCK ACCURACY (DIP MODULE)**

The DS1643 is guaranteed to keep time accuracy to within  $\pm 1$  minute per month at 25°C.

### **CLOCK ACCURACY (POWERCAP MODULE)**

The DS1643P and DS9034PCX are each individually tested for accuracy. Once mounted together, the module is guaranteed to keep time accuracy to within  $\pm 1.53$  minutes per month (35 ppm) at 25°C.

#### **DS1643 REGISTER MAP - BANK1** Table 2

ADDRESS	DATA							EUNCT	FUNCTION	
ADDRESS	B <sub>7</sub>	В <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	FUNCT	ION
1FFF	_	_	-	-	-	-	_	-	YEAR	00–99
1FFE	Х	Х	Х	_	_	-	_	_	MONTH	01–12
1FFD	Х	Х	-	_	_	_	_	_	DATE	01–31
1FFC	Х	FT	Х	Х	Х	-	_	_	DAY	01–07
1FFB	Х	Х	-	_	_	-	_	_	HOUR	00–23
1FFA	Х	_	_	_	_	_	_	_	MINUTES	00–59
1FF9	osc	_	_	_	_	_	_	_	SECONDS	00–59
1FF8	W	R	Х	Х	Х	Х	Х	Х	CONTROL	Α
OSC = STOR	BIT			R =	READ E	BIT		FT =	FREQUENC	CY TEST

UNUSED

#### NOTE:

= WRITE BIT

All indicated "X" bits are not dedicated to any particular function and can be used as normal RAM bits.

#### RETRIEVING DATA FROM RAM OR CLOCK

The DS1643 is in the read mode whenever WE (write enable) is high and  $\overline{\text{CE}}$  (chip enable) is low. The device architecture allows ripple-through access to any of the address locations in the NV SRAM. Valid data will be available at the DQ pins within tAA after the last address input is stable, providing that the  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  access times and states are satisfied. If  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  access times are not met, valid data will be available at the latter of chip enable access (t<sub>CEA</sub>) or at output enable access time (t<sub>OEA</sub>). The state of the data input/output pins (DQ) is controlled by  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$ . If the outputs are activated before tAA, the data lines are driven to an intermediate state until tAA. If the address inputs are changed while CE and OE remain valid, output data will remain valid for output data hold time  $(t_{OH})$  but will then go indeterminate until the next address access.

#### WRITING DATA TO RAM OR CLOCK

The DS1643 is in the write mode whenever  $\overline{WE}$  and  $\overline{CE}$  are in their active state. The start of a write is referenced to the latter occurring transition of  $\overline{WE}$  or  $\overline{CE}$ . The addresses must be held valid throughout the cycle.  $\overline{CE}$  or  $\overline{WE}$  must return inactive for a minimum of  $t_{WR}$  prior to the initiation of another read or write cycle. Data in must be valid  $t_{DS}$  prior to the end of write and remain valid for  $t_{DH}$  afterward. In a typical application, the  $\overline{OE}$  signal will be high during a write cycle. However,  $\overline{OE}$  can be active provided that care is taken with the data bus to avoid bus contention. If  $\overline{OE}$  is low prior to  $\overline{WE}$  transitioning low the data bus can become active with read data defined by the address inputs. A low transition on  $\overline{WE}$  will then disable the outputs  $t_{WE7}$  after  $\overline{WE}$  goes active.

#### **DATA RETENTION MODE**

When  $V_{CC}$  is within nominal limits ( $V_{CC} > 4.5$  volts) the DS1643 can be accessed as described above with read or write cycles. However, when V<sub>CC</sub> is below the power-fail point V<sub>PF</sub> (point at which write protection occurs) the internal clock registers and RAM are blocked from access. This is accomplished internally by inhibiting access via the CE signal. At this time the power-on reset output signal (RST) will be driven active low and will remain active until  $V_{\text{CC}}$  returns to nominal levels. When V<sub>CC</sub> falls below the level of the internal battery supply, power input is switched from the  $V_{\mbox{\footnotesize CC}}$  pin to the internal battery and clock activity, RAM, and clock data are maintained from the battery until V<sub>CC</sub> is returned to nominal level. The RST signal is an open drain output and requires a pull up. Except for the RST, all control, data, and address signals must be powered down when V<sub>CC</sub> is powered down.

#### **BATTERY LONGEVITY**

The DS1643 has a lithium power source that is designed to provide energy for clock activity, and clock and RAM data retention when the  $V_{\text{CC}}$  supply is not present. The capability of this internal power supply is sufficient to power the DS1643 continuously for the life of the equipment in which it is installed. For specification purposes, the life expectancy is 10 years at 25°C with the internal clock oscillator running in the absence of V<sub>CC</sub> power. Each DS1643 is shipped from Dallas Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When  $V_{\text{CC}}$  is first applied at a level greater than  $V_{\text{PF}}$  the lithium energy source is enabled for battery backup operation. Actual life expectancy of the Ds1643 will be much longer than 10 years since no lithium battery energy is consumed when V<sub>CC</sub> is present.

### **ABSOLUTE MAXIMUM RATINGS\***

Soldering Temperature 260°C for 10 seconds (See Note 7)

### RECOMMENDED DC OPERATING CONDITIONS

(0°C to 70°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Logic 1 Voltage All Inputs	V <sub>IH</sub>	2.2		V <sub>CC</sub> +0.3	V	
Logic 0 Voltage All Inputs	V <sub>IL</sub>	-0.3		0.8	٧	

#### DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}\text{C to}70^{\circ}\text{C}; V_{CC} = 5.0\text{V} \pm 10\%)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Active Supply Current	Icc		15	50	mA	2, 3
TTL Standby Current (CE = V <sub>IH</sub> , CE2 = V <sub>IL</sub> )	I <sub>CC1</sub>		1	3	mA	2, 3
CMOS Standby Current (CE ≥ V <sub>CC</sub> -0.2V, CE2 = GND + 0.2V)	I <sub>CC2</sub>		1	3	mA	2, 3
Input Leakage Current (any input)	Ι <sub>Ι</sub> _	-1		+1	μΑ	
Output Leakage Current (any output)	loL	<b>-1</b>		+1	μА	
Output Logic 1 Voltage (I <sub>OUT</sub> = -1.0 mA)	V <sub>OH</sub>	2.4				1
Output Logic 0 Voltage (I <sub>OUT</sub> = +2.1 mA)	V <sub>OL</sub>			0.4		1
Write Protection Voltage	V <sub>PF</sub>	4.25	4.37	4.50	٧	1


<sup>\*</sup> This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

# READ CYCLE, AC CHARACTERISTICS

(0°C to 70°C;  $V_{CC} = 5.0V \pm 10\%$ )

		70 ns access		100 ns	access		
PARAMETER	SYMBOL	MIN	МАХ	MIN	MAX	UNITS	NOTES
Read Cycle Time	t <sub>RC</sub>	70		100		ns	4
Address Access Time	t <sub>AA</sub>		70		100	ns	4
CE and CE2 to DQ Low-Z	t <sub>CEL</sub>	5		5		ns	4
CE Access Time	t <sub>CEA</sub>		70		100	ns	4
CE2 Access Time	t <sub>CE2A</sub>		80		105	ns	4
CE and CE2 Data Off Time	t <sub>CEZ</sub>		25		35	ns	4
OE to DQ Low-Z	t <sub>OEL</sub>	5		5		ns	4
OE Access Time	t <sub>OEA</sub>		35		55	ns	4
OE Data Off Time	t <sub>OEZ</sub>		25		35	ns	4
Output Hold from Address	t <sub>OH</sub>	5		5		ns	4

### **READ CYCLE TIMING DIAGRAM**




# WRITE CYCLE, AC CHARACTERISTICS


(0°C to 70°C;  $V_{CC} = 5.0V \pm 10\%$ )

		70 ns	70 ns access		access		
PARAMETER	SYMBOL	MIN	МАХ	MIN	MAX	UNITS	NOTES
Write Cycle Time	t <sub>WC</sub>	70		100		ns	4
Address Setup Time	t <sub>AS</sub>	0		0		ns	4
WE Pulse Width	t <sub>WEW</sub>	50		70		ns	4
CE Pulse Width	t <sub>CEW</sub>	60		75		ns	4
CE2 Pulse Width	t <sub>CE2W</sub>	65		85		ns	4
Data Setup Time	t <sub>DS</sub>	30		40		ns	4
Data Hold Time	t <sub>DH</sub>	0		0		ns	4
Address Hold Time	t <sub>AH</sub>	5		5		ns	4
WE Data Off Time	t <sub>WEZ</sub>		25		35	ns	4
Write Recovery Time	t <sub>WR</sub>	5		5		ns	4

# WRITE CYCLE TIMING DIAGRAM, WRITE ENABLE CONTROLLED



### WRITE CYCLE TIMING DIAGRAM, $\overline{\text{CE}}$ , CE2 CONTROLLED




### POWER-UP/DOWN AC CHARACTERISTICS

(0°C to 70°C;  $V_{CC}$  = 5.0V  $\pm$  10%)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
CE or WE at V <sub>IH</sub> , CE2 at V <sub>IL</sub> , Before Power–down	t <sub>PD</sub>	0			μs	
$V_{CC}$ Fall Time: $V_{PF}(MAX)$ to $V_{PF}$ (Min)	t <sub>F</sub>	300			μs	
V <sub>CC</sub> Fall Time: V <sub>PF</sub> (MIN) to V <sub>BAT</sub>	t <sub>FB</sub>	10			μs	
V <sub>CC</sub> Rise Time: V <sub>PF</sub> (MIN) to V <sub>PF</sub> (MAX)	t <sub>R</sub>	0			μs	
Power-up Recover Time	t <sub>REC</sub>			35	ms	
Expected Data Retention Time (Oscillator On)	t <sub>DR</sub>	10			years	5, 6

### POWER-UP/POWER-DOWN TIMING



**CAPACITANCE**  $(t_A = 25^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Capacitance on all pins	C <sub>IN</sub>			7	pF	
Capacitance on all output pins	CO			10	pF	

#### **AC TEST CONDITIONS**

Output Load: 100 pF + 1TTL Gate Input Pulse Levels: 0.0 to 3.0 Volts
Timing Measurement Reference Levels:

Input: 1.5V Output: 1.5V

Input Pulse Rise and Fall Times: 5 ns

#### NOTES:


- 1. Voltages are referenced to ground.
- 2. Typical values are at 25°C and nominal supplies.
- 3. Outputs are open.
- 4. The CE2 control signal functions exactly the same as the  $\overline{\text{CE}}$  signal except that the logic levels for active and inactive levels are opposite.
- 5. Data retention time is at 25°C.
- Each DS1643 has a built-in switch that disconnects the lithium source until V<sub>CC</sub> is first applied by the user. The
  expected t<sub>DR</sub> is defined for DIP modules as a cumulative time in the absence of V<sub>CC</sub> starting from the time power
  is first applied by the user.
- 7. Real-Time Clock Modules (DIP) can be successfully processed through conventional wave-soldering techniques as long as temperatures as long as temperature exposure to the lithium energy source contained within does not exceed +85°C. Post solder cleaning with water washing techniques is acceptable, provided that ultrasonic vibration is not used.


In addition, for the PowerCap:


- a. Dallas Semiconductor recommends that PowerCap Module bases experience one pass through solder reflow oriented with the label side up ("live bug").
- b. Hand Soldering and touch—up: Do not touch or apply the soldering iron to leads for more than 3 (three) seconds. To solder, apply flux to the pad, heat the lead frame pad and apply solder. To remove the part, apply flux, heat the lead frame pad until the solder reflow and use a solder wick to remove solder.

### **DS1643 28-PIN PACKAGE**











### DS1643P



PKG	INCHES					
DIM	MIN	ном	MAX			
Α	0.920	0.925	0.930			
В	0.980	0.985	0.990			
С	_	_	0.080			
D	0.052	0.055	0.058			
E	0.048	0.050	0.052			
F	0.015	0.020	0.025			
G	0.025	0.027	0.030			




### NOTE:


Dallas Semiconductor recommends that PowerCap Module bases experience one pass through solder reflow oriented with the label side up ("live – bug").

Hand Soldering and touch—up: Do not touch or apply the soldering iron to leads for more than 3 (three) seconds. To solder, apply flux to the pad, heat the lead frame pad and apply solder. To remove the part, apply flux, heat the lead frame pad until the solder reflows and use a solder wick to remove solder.


### **DS1643P WITH DS9034PCX ATTACHED**



PKG	INCHES					
DIM	MIN	ном	MAX			
Α	0.920	0.925	0.930			
В	0.955	0.960	0.965			
С	0.240	0.245	0.250			
D	0.052	0.055	0.058			
Е	0.048	0.050	0.052			
F	0.015	0.020	0.025			
G	0.020	0.025	0.030			



# RECOMMENDED POWERCAP MODULE LAND PATTERN



	INCHES					
PKG DIM	MIN	NOM	MAX			
Α	-	1.050	-			
В	-	0.826	-			
С	-	0.050	_			
D	-	0.030	_			
E	-	0.112	_			