

SN54F74, SN74F74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

D2932, MARCH 1987

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D inputs may be changed without affecting the levels at the outputs.


The SN54F74 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F74 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE


INPUTS			OUTPUTS	
RESET	CLEAR	CLOCK	D	Q \bar{Q}
L	H	X	X	H L
H	L	X	X	L H
L	L	X	X	H† H†
H	H	↑	H	H L
H	H	*	L	L H
H	H	L	X	Q ₀ \bar{Q}_0

†The output levels in this configuration are not guaranteed to meet the minimum levels for V_{OH} . Furthermore, this configuration is nonstable; that is, it will not persist when either Preset or Clear returns to its inactive (high) level.

SN54F74 . . . J PACKAGE
SN74F74 . . . D OR N PACKAGE
(TOP VIEW)




SN54F74 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for D, J, and N packages.

2
Data Sheets

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

**SN54F74, SN74F74
DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

[†] The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

		SN54F74			SN74F74			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage		2			2		V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{IK}	Input clamp current			-18			-18	mA
I _{OH}	High-level output current			-1			-1	mA
I _{OL}	Low-level output current			20			20	mA
T _A	Operating free-air temperature	-55	125	0	0	70	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F74			SN74F74			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA		-1.2			-1.2		V
V _{OH} ¶	V _{CC} = 4.5 V, I _{OH} = -1 mA	2.5	3.4		2.5	3.4		V
V _{OL}	V _{CC} = 4.5 V, I _{OL} = 20 mA		0.30	0.5		0.30	0.5	V
I _I	V _{CC} = 5.5 V, V _I = 7 V			0.1			0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20			20	µA
I _{IL}	Data, CLK PRE or CLR	V _{CC} = 5.5 V, V _I = 0.5 V		-0.6		-0.6		mA
				-1.8		-1.8		
I _{OS} §	V _{CC} = 5.5 V, V _O = 0	-60	-150	-60	-150			mA
I _{CC}	V _{CC} = 5.5 V, See Note 1		10.5	16		10.5	16	mA

^f All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

§ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

For the SN74E74 at $V_{CC} = 4.75\text{ V}$ and $I_{OH} = -1\text{ mA}$, $V_{OH\ min} = 2.7\text{ V}$.

NOTE 1: I_{CC} measured with D, CLK, and PBF grounded, then with D, CLK, and CLR grounded.

SN54F74, SN74F74
DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX [†]		UNIT		
		'F74		SN54F74				
		MIN	MAX	MIN	MAX			
f _{clock}	Clock frequency	0	100	0	80	0	100	MHz
t _{su}	Setup time before CLK ↑	Data high	2	3	2	ns		
		Data low	3	4	3			
t _h	Hold time after CLK ↑	Data high	1	2	1	ns		
		Data low	1	2	1			
t _w	Pulse duration	CLK high, PRE or CLR low	4	4	4	ns		
		CLK low	5	6	5			
t _{su}	Inactive-state setup time before CLK↑ [§]	PRE or CLR to CLK	2	3	2	ns		

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R _L = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX [†]	UNIT		
			'F74		SN54F74	SN74F74			
			MIN	TYP [‡]	MAX	MIN	MAX		
f _{max}			100	145	80	100		MHz	
t _{PLH}	CLK	Q or \bar{Q}	3	4.9	6.8	3	8.5	3	ns
			3.6	5.8	8	3.6	10.5	3.6	
t _{PHL}	PRE or CLR	Q or \bar{Q}	2.4	4.2	6.1	2.4	8	2.4	ns
			2.7	6.6	9	2.7	11.5	2.7	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Inactive-state setup time is also referred to as "recovery time".

NOTE 2: See General Information for load circuits and waveforms.

2

Data Sheets