

BURST EDO DRAM

1 MEG x 16

FEATURES

- Burst order, interleave or linear, programmed by executing WCBR cycle after initialization
- Single power supply: +3.3V ±5%
- All inputs and outputs are LVTTL compatible with 5V input/output tolerance
- Industry-standard x16 pinout and packages
- High-performance CMOS silicon-gate process
- Refresh: CAS-BEFORE-RAS (CBR) or RAS ONLY
- 1,024-cycle refresh (10 row-, 10 column-addresses)
- Four-cycle Extended Data-Out (EDO) burst accesses

OPTIONS	MARKING
• Timing 52ns access; 15ns cycle 60ns access; 16.6ns cycle	-52 -60
70ns access; 20ns cycle	-70
 Packages Plastic TSOP (400 mil) Plastic SOJ (400 mil) 	TG DJ
• Refresh	

• Part Number Example: MT4LC1M16H5TG-52


GENERAL DESCRIPTION

Standard (1,024 cycles at 16ms)

The MT4LC1M16H5 is a randomly accessed solid-state memory containing 16,777,216 bits organized in a x16 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at RAS time and 10 bits (A0-A9) at CAS time.

None

The MT4LC1M16H5 is a burst access DRAM in which all READ and WORD WRITE access cycles occur in bursts of four. The bursts wrap around on a 4-byte boundry. This means that the two least significant bits of the $\overline{\text{CAS}}$ ($\overline{\text{CASL}}$ and $\overline{\text{CASH}}$) address are modified internally to produce each address of the burst sequence. The burst type, interleave or linear, is determined by executing a WCBR cycle (CBR cycle with $\overline{\text{WE}}$ LOW) with address A0 set to either HIGH or LOW. A0 LOW will program the device to execute linear bursts, A0 HIGH will program the bursts to be interleave. For future compatability it is strongly recommended that the information (0010 $000x_B$) where x=A0 is supplied on addresses A7-A0 during the WCBR



cycle. The WCBR cycle must be followed by a RAS-ONLY or CBR REFRESH cycle to exit this programming mode.

RASHIGH and CASHIGH (CASL and CASH) terminates burst operations in the selected row, resets the burst counter, closes that row and decreases chip current to a reduced standby level. The chip is precharged for the next access during the RAS HIGH time.

MT4LC1M16H5 1 MEG x 16 BURST EDO DRAM

READ CYCLE

A READ cycle is selected by WE input HIGH prior to the first CAS LOW transition of the burst (CASL or CASH). During the READ burst cycle the WE input must remain HIGH for the burst to continue. Transition of the WE input during a burst causes the burst to terminate and places the outputs in a High-Z state. After a terminated burst, the next falling edge of CAS (CASL or CASH) will start a new burst access at the address present on the external address bus.

READ cycles always produce 16 bits of data (word). The READ timing is determined by the first CAS (CASL or CASH) to transition LOW and the last CAS to transition back HIGH. Both CAS signals may transistion but only one CAS is required for READ operations. If only one CAS is used for READ operations, the unused CAS must be held HIGH during the READ cycle.

WORD WRITE CYCLE

A WORD WRITE cycle is selected by WE input LOW during the first CASL and CASH LOW transition of the burst. Since CASL controls the lower byte (DQ1-DQ8) and CASH controls the upper byte (DQ9-DQ16), both CASL and CASH must transition for both bytes to be written. If only CASL or CASH transitions then only that corresponding byte will be written.

During a WORD WRITE cycle, data-in (D) is latched by the falling edge of CAS (CASL and CASH). WE must be LOW prior to CAS (CASL and CASH) going LOW. This places the input/output pins in the High-Z state allowing the data-in (D) to be driven on the bus. WE must remain LOW during the burst operation for the burst to complete. WE going HIGH during the burst terminates the burst operation and places the DQ pins in the High-Z state.

BYTE WRITE CYCLE


BYTE WRITE cycles can occur as bursts similar to word WRITE cycles. A transition on CASH or CASL increments the burst counter from which both bytes are internally

addressed. During WRITEs (WE held LOW), CASL controls the lower byte (DQ1-DQ8) and CASH controls the upper byte DQ9-DQ16). However, in all practicality burst BYTE WRITE cycles do not make sense in most applications and therefore most BYTE WRITEs are single BYTE WRITE cycles. The full bus width needs to be burst accessed to keep the burst counters between devices from becoming out of step with each other. By performing a burst BYTE WRITE, only one of the \overline{CAS} lines is being toggled, which causes the burst counter to be incremented for the byte not selected. This situation results in the burst counters on separate devices to become out of step with each other. Figure 1 demonstrates a 64-bit bus with two banks of Burst EDO DRAM. The first bank is composed of x8 devices and the second bank uses x16 devices. CASO - CAS3 are transitioned first together then independently. When CAS signals of all DRAMs that make up the bus width transition, the bytes are read from the DRAM array as expected and are in step between the DRAM devices. However, when some CAS signals are not transitioned 10 BYTE WRITEs, the DRAMs get out of step with each other. Depending on what organization of DRAM is being addressed, different results will occur. This comes from the fact that for x4 and x8 devices, a burst counter controls no more than one byte. However, for x16 devices, the burst counter controls a word (16 bits). This means that on a x16 device a LOW transition of either CASL and CASH will increment both the high byte and low byte burst counter.

Hence, byte WRITE cycles will almost always be a single BYTE WRITE followed by a terminate. Like a WORD WRITE cycle, the first \overline{CAS} (\overline{CASL} or \overline{CASH}) LOW transition when the \overline{WE} input is LOW will start the WRITE burst cycle. Successive falling edges of \overline{CAS} will WRITE to the next address locations in the burst sequence. The burst is terminated by transitioning the \overline{WE} input. \overline{CASL} LOW will WRITE the lower BYTE (DQ1-DQ8) while \overline{CASH} is held HIGH. \overline{CASH} LOW will WRITE the upper BYTE (DQ9-DQ16) while \overline{CASL} is held HIGH.

MEMORY ARRAY ORGANIZATION

DQ-7	D8-15	D16-23	D24-31		
byte 0	byte 1	byte 2	byte 3		
byte 4	byte 5	byte 6	byte 7		
byte 8	byte 9	byte 10	byte 11		
byte 12	byte 13	byte 14	byte 15		



CAS WRITE SEQUENCE


		x16						
Beginning	B0*	B1	B2	В3	В0	B1	B2	B 3
CAS 0-3 transition	B4	85	B6	B7	B4	B5	B6	B7
CAS 0 tansition	B8	X	Χ	Х	B8	Х	Х	Х
CAS 1 transition	Х	B9	Х	Х	Х	B13	Х	Х
CAS 2 transition	Х	Х	B10	Х	Х	X	B10	Х
CAS 3 transition	X	Х	Х	B11	Х	Х	Х	B15

^{*}Shaded areas indicate that the byte was written by the $\overline{\text{CAS}}$ transition, X indicates byte not written.

Figure 1
BYTE WRITE EXAMPLES



FUNCTIONAL BLOCK DIAGRAM Burst EDO





EDO BURST MODE TRUTH TABLE

							ADDRESSES		DATA
PRESENT STATE	RESULTING STATE	RAS	CASL	CASH	WE	<u>OE</u>	Row	Column	DQ
Any	Idle	L→H	Н	Η	X	Χ	X	X	High-Z
Idle	Row Open	H→L	Τ	Ι	Х	X	ROW	X	High-Z
Idle	CBR REFRESH	H→L	L	L	Н	X	×	Х	High-Z
Row Open	RAS-ONLY REFRESH	L	Н	H	Х	×	ROW	Х	High-Z
Row Open	WORD READ burst	L	H→L	Н	Н	L	X	COL	Data-Out
Row Open	WORD READ burst	L	Н	H→L	Н	L	X	COL	Data-Out
Row Open	WORD WRITE burst	L	H→L	H→L	L	Χ	X	COL	Data-In
Row Open	LOWER BYTE WRITE burst	L	H→L	Н	L	Χ	X	COL	Data-In
Row Open	UPPER BYTE WRITE burst	L	Н	H→L	Г	Х	Х	COL	Data-In
READ burst	TERMINATE READ burst	L	H/L	H/L	H→L	Χ	Х	Х	High-Z
WRITE burst	TERMINATE WRITE burst	Ļ	H/L	H/L	L→H	Χ	Х	Х	High-Z
Idle	PROGRAM burst type	H→L	L	L	L	Χ	A01	Х	High-Z
PROGRAM	EXIT PROGRAM MODE	H→L	L	L	Н	Χ	Х	Х	High-Z
PROGRAM	EXIT PROGRAM MODE	L	Н	Н	Х	X	ROW	Х	High-Z

NOTE: 1. A WCBR cycle determines the burst sequence. A0=LOW sets the burst sequence to linear, A0=HIGH set the burst sequence to interleave. A8 through A9 are "don't cares." A7-A0 should contain the sequence (0010 000x_B where x=A0) to ensure future compatability. A refresh cycle (RAS ONLY or CBR) must follow the WCBR cycle to exit the programming mode.



INTERLEAVE BURST SEQUENCE TABLE

	ADDRESSES USED							
OPERATION	A9 - A2	A1	A0					
First access, register external CAS address	A9 - A2	A1	A0					
Second access, (first burst address)	registered A9 - A2	registered A1	registered A0					
Third access (second burst address)	registered A9 - A2	registered A1	registered A0					
Fourth access (third burst address)	registered A9 - A2	registered A1	registered A0					

INTERLEAVE BURST ADDRESS TABLE

FIRST ADDRESS	SECOND ADDRESS	THIRD ADDRESS	FOURTH ADDRESS
XX00	XX01	XX10	XX11
XX01	XX00	XX11	XX10
XX10	XX11	XX00	XX01
XX11	XX10	XX01	XX00

LINEAR BURST ADDRESS TABLE

FIRST ADDRESS	SECOND ADDRESS	THIRD ADDRESS	FOURTH ADDRESS
XX00	XX01	XX10	XX11
XX01	XX10	XX11	XX00
XX10	XX11	XX00	XX01
XX11	XX00	XX01	XX10



MT4LC1M16H5 1 MEG x 16 BURST EDO DRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Pin Relative to Vss	1.0V to +4.6V
Voltage on Inputs, NC or I/O pins	
Relative to Vss	1.0V to +5.5V
Operating Temperature, TA (ambient).	0°C to +70°C
Storage Temperature (plastic)	55°C to +150°C
Power Dissipation	
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 11) ($Vcc = +3.3V \pm 5\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	3.13	3.47	V	
Input High (Logic 1) Voltage, all inputs	Vih	2.0	5.5	V	2
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	0.8	_ v_	2
INPUT LEAKAGE CURRENT Any input $0V \le V_{IN} \le 5.5V$ (All other pins not under test = $0V$)	h	-2	2	μΑ	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ Vo∪t ≤ 5.5V)	loz	-10	10	μA	
OUTPUT LEVELS Output High Voltage (lout = -2mA)	Vон	2.4		٧	21
Output Low Voltage (Iout = 2mA)	Vol		0.4	v	21

			MAX]	
PARAMETER/CONDITION	SYM	-52	-60	-70	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CASL = CASH = VIH)	lcc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CASL = CASH = Vcc -0.2V)	ICC2	500	500	500	μΑ	
OPERATING CURRENT: Closed Row Burst READ/WRITE Average power supply current; ('PC = 'PC [MIN]; 50% duty cycle on RAS; Open Row, four Cycle Burst, Close Row)	Іссз	150	140	130	mA	5, 17
OPERATING CURRENT: Open Row Burst READ/WRITE Average power supply current (Alternating four cycle burst followed by four cycles of inactivity; ¹ PC = ¹ PC [MIN])	ICC4	110	100	90	mA	5, 17
REFRESH CURRENT: RAS ONLY Average power supply current (Address Cycling; RAS Cycling; CASL,CASH = VIH; RAS = RAS [MIN]; RP = RP [MIN])	Iccs	190	180	160	mA	4, 17
REFRESH CURRENT: CBR Average power supply current (RAS,CASL,CASH, Cycling: \(^1\text{RAS} = ^1\text{RAS} [MIN]; \(^1\text{RP} = ^1\text{RP} [MIN])\)	Icce	170	160	150	mA	4, 6

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: Addresses, WE, OE	Cıı		5	pF	3
Input Capacitance: RAS	Cı2		6	pF	3
Input Capacitance: CASL, CASH	Сіз	_	4	pF	3
Input/Output Capacitance: DQ	Cio		7	рF	3

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 7, 8, 9, 10, 15) ($Vcc = +3.3V \pm 5\%$)

AC CHARACTERISTICS		-	-52 -60		-60		70		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Access time from CAS	tAA.	-	25		28.2		35	ns	12
Column-address setup time	^t ASC	1.5		1.5		1.5		ns	
Row-address setup time	tASR	1.5		1.5		1.5		ns	
Burst terminate hold time	¹BTH	3		3		3	-	ns	
Output disable from burst terminate	¹BTHZ	7	13	7	13	7	13	ns	13, 16
Access time from CAS	¹CAC		10		11		15	ns	
Column-address hold time	¹ CAH	8.5		8.5		8.5		ns	
CAS pulse width	¹CAS	5	10,000	5	10,000	5	10,000	ns	
CASL and CASH coincident HIGH time	¹CCH	5		5		5		ns	18
CAS hold time (CBR or WCBR)	*CHR	15		15		15		ns	6
CAS to output in Low-Z	^t CLZ	3		3		3		ns	13
Data Hold time from CAS LOW	₁ СОН	3		3		3		ns	
CAS precharge time	[†] CP	5		5		5		ns	
CAS precharge time (CBR or WCBR)	^t CPN	10		10		10		ns	
CAS to RAS precharge time	[†] CRP	10		10		10		ns	
CAS LOW to RAS HIGH (WRITE only)	¹CRW	15		16.6		20		ns	
Skew between CASL and CASH (WRITE only)	†CSK		2		2		2	ns	19
CAS setup time (CBR or WCBR)	tCSR	10		10		10		ns	6
Data-in hold time	tDH	5		5		5		ns	
Data-in setup time	tDS.	0		0		0		ns	22
Ouput Disable	۵O	4	10	4	10	4	15	ns	13
Ouput Enable access time	^t OEA		10		12		15	ns	
Ouput Enable hold (only near CAS)	¹OEH	5		5		5		ns	
OE to output in Low-Z	OELZ	3		3		3		ns	13
OE HIGH pulse width	¹ OEP	10		10		10		ns	
Ouput Enable setup (only near CAS)	OES	3		3		3		ns	
Output buffer turn-off delay	^t OFF	4	10	4	10	4	15	ns	13
Burst EDO cycle time	tPC	15		16.6		20			
Access time from RAS	IRAC		52		60		70	ns	
Row-address hold time	^t RAH	8.5		8.5		8.5		пѕ	
RAS pulse width	¹RAS	52	125,000	60	125,000	70	125,000	ns	
Random Read or Write cycle time	¹ RC	90_		110		130			
RAS to CAS delay time	^t RCD1	20		20		20		ns	
RAS to CAS delay time	tRCD2	40		45		55		ns	
Read command hold time	^t RCH	5		5		5		ns	




ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 7, 8, 9, 10, 15) ($Vcc = +3.3V \pm 5\%$)

AC CHARACTERISTICS		-52		-60		-70			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Read command setup time	tRCS	3		4		5		ns	
Refresh period (1,024 cycles)	†REF		16	-	16		16	ms	
RAS precharge time	tRP	30		40		50		ns	
RAS to CAS precharge time	†RPC	5		5		5		ns	
RAS hold time	†RSH	0		0		0		ns	
Transition time (rise or fall)	ţΤ	1.5	50	1.5	50	1.5	50	ns	
Burst Terminate pulse width	tTP	6		6		8		ns	14
Write command hold time	¹WCH	5		5		5		ns	
WE command setup time	†WCS	3		4		5		ns	
Ouput Disable from WE LOW	¹WHZ	4	10	4	10	4	15	ns	13, 16
WE hold time (CBR or WCBR)	tWRH	10		10		10		ns	
WE setup time (CBR or WCBR)	¹WRP	10		10		10		กร	

MICHON





Output timing waveform:



Figure 2
TIMING SPECIFICATIONS




Figure 3 HIGH-Z OUTPUT LOAD




Figure 4
AC TIMING OUTPUT LOAD EQUIVALENT





Figure 5
OUTPUT LOAD EQUIVALENT

NOTES

- 1. All voltages referenced to Vss.
- 2. Input Power-up: $V \bowtie \le +5.5V$ and $V \le \le +3.13V$ for $t \le 200 ms$.
- This parameter is sampled. Vcc = 3.3V ±5%;
 f = 1 MHz.
- 4. Icc is dependent on cycle rates.
- Icc is dependent on output loading and cycle rates.
 Specified values are obtained with minimum ^tPC and
 percent duty cycle. The outputs are open.
- 6. Enables on-chip refresh and address counters.
- 7. Initialization consists of an initial pause of 100µs after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR with WE HIGH). This sequence must be executed before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded. A WCBR cycle must be executed to initalize the burst type, interleave or linear followed by a RASONLY or CBR REFRESH cycle.
- 8. AC characteristics assume ^tT = 1.5ns.
- All output timings are referenced to 1.5V and all input timings are referenced to 1.5V, unless otherwise specified. Inputs must be driven to the appropriate voltage levels indicated by the corresponding timing diagrams when AC specifications are measured, as shown in Figure 2.
- 10. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIH (or between VIH and VIH) in a monotonic manner.


- 11. NC pins are assumed to be left floating and are not tested for leakage.
- 12. [†]AA is a calculated specification which is the sum of [†]PC and [†]CAC.
- 13. Output loading is specified with C_L = 5pF as in Figure 3. Transition is measured ± 200 mV from steady state voltage. These parameters are sampled.
- 14. Applies only during burst termination operation.
- 15. AC output loading is specified with $C_L = 50$ pF as in Figure 4. Figure 5 is shown for reference. Transition is measured at the 1.5V reference level.
- 16. The DQs will continue to drive data out until both ¹BTHZ (MIN) and ¹WHZ (MIN) have been satisfied and will reach the High-Z state once both ¹BTHZ (MAX) and ¹WHZ (MAX) have been satisfied.
- 17. Address transitions once per burst access.
- 18. The CASL and CASH HIGH pulse widths must be concurrently HIGH for at least this limit.
- 19. The skew between CASL and CASH is only required for WRITE cycles and is required only between the CASL and CASH for a specific device.
- 20. ^tCPC is specified for back to back cycles where either CASL or CASH starts the first cycle and the other CAS starts the following cycle.
- 21. The outputs are designed to drive -5mA (IoH) and 4.2mA (IoL) when the 5V-tolerant I/Os are connected to a 5V bus rather than a 3.3V bus.
- 22. Valid data-in is referenced from when a valid logic level (VIH, VIL) has been achieved.

BURST EDO READ CYCLE




- NOTE: 1. Latch column address; start READ cycle.
 - 2. Output data 1; increment burst counter.
 - 3. Output data 2; increment burst counter.
 - 4. Output data 3; increment burst counter.
 - 5. Output data 4: latch column address: start READ cycle.
 - 6, WE transitioning LOW will terminate the burst and reset the burst counter provided ^tTP and ^tBTH are satisfied. The DQs will continue to drive data out until both ¹BTHZ (MIN) and ¹WHZ (MIN) have been satisfied and will reach the High-Z state once both ^tBTHZ (MAX) and ^tWHZ (MAX) have been satisfied.
 - 7. OES and OEH are only required when OE transitions around the falling edge of CASL and CASH.
 - 8. The combination of RAS and CAS HIGH close the row and place the DQs in the High-Z state. tOFF is measured from the last signal (RAS or CAS) that transitions HIGH.
 - 9. When OE transitions HIGH, the DQ pins are placed in the High-Z state and will remain in the High-Z state until another CAS LOW transition occurs, regardless of the state of OE.
 - 10. WE transitioning LOW and returning HIGH prior to CAS going HIGH will not terminate the burst.
 - 11. CASL and CASH are shown as if they are tied together and create a single CAS. If not connected, either or both CASL and CASH may toggle. If only one CAS toggles, the other CAS must be held HIGH.

BURST EDO WORD WRITE CYCLE



- NOTE: 1. Latch column address; start burst WRITE cycle; write data 1.
 - 2. Increment burst counter; write data 2.
 - 3. Increment burst counter; write data 3.
 - 4. Increment burst counter; write data 4.
 - 5. WE transitioning HIGH will terminate the burst and reset the burst counter provided ¹TP and ¹BTH are satisfied.
 - 6. WE transitioning HIGH and returning LOW prior to CAS going HIGH will not terminate the burst.
 - 7. CASL and CASH are shown as if they are tied together and create a single CAS. If not connected, both CASL and CASH must toggle. If only one CAS toggles, the other CAS must be held HIGH.


BURST EDO READ/WRITE (WORD) CYCLE



NOTE

- 1. Latch column address; start burst READ cycle.
- 2. Output data 1; increment burst counter.
- 3. Output data 2; increment burst counter.
- 4. Output data 3; increment burst counter.
- 5. Output data 4; latch column address; start burst READ cycle.
- 6. Latch column address; start burst WRITE cycle; write data 1.
- 7. Increment burst counter; write data 2.
- 8. Increment burst counter; write data 3.
- 9. Increment burst counter; write data 4.
- 10. WE transitioning LOW will terminate the burst and reset the burst counter provided ¹TP and ¹BTH are satisfied. ¹TP is met by the READ burst being terminated by a WRITE burst. The DQs will continue to drive data out until both ¹BTHZ (MIN) and ¹WHZ (MIN) have been satisfied and will reach the High-Z state once both ¹BTHZ (MAX) and ¹WHZ (MAX) have been satisfied.
- 11. The combination of RAS and CAS HIGH close the row and place the DQ pins in the High-Z state.
- 12. CASL and CASH are shown as if they are tied together and create a single CAS. If not connected, either or both CASL and CASH may toggle during READs but they must both toggle during WRITEs to perform a WORD WRITE. If only one CAS toggles, the other CAS must be held HIGH.


BURST EDO WORD-WRITE/READ CYCLE



NOTE:


- 1. Latch column address; start burst WRITE cycle; write data 1.
- 2. Increment burst counter; write data 2.
- 3. Increment burst counter: write data 3.
- 4. Increment burst counter; write data 4.
- 5. Latch column address; start burst READ cycle.
- 6. Output data 1; increment column address.
- 7. Output data 2; increment column address.
- 8. Output data 3; increment column address.
- WE transitioning HIGH will terminate the burst and reset the burst counter. The ¹BTH time is not required as it is satisfied by ¹RCS; ¹TP is met by the WRITE burst being terminated by a READ burst.
- 10. WE transitioning LOW will terminate the burst and reset the burst counter provided ¹TP and ¹BTH are satisfied. The DQs will continue to drive data out until both ¹BTHZ (MIN) and ¹WHZ (MIN) have been satisfied and will reach the High-Z state once both ¹BTHZ (MAX) and ¹WHZ (MAX) have been satisfied.
- 11. The combination of RAS and CAS HIGH close the row and place the DQ pins in the High-Z state. OFF is measured from the last signal (RAS or CAS) that transitions HIGH.
- 12. CASL and CASH are shown as if they are tied together and create a single CAS. If not connected, either or both CASL and CASH may toggle during READs but they must both toggle during WRITEs to perform a WORD WRITE. If only one CAS toggles, the other CAS must be held HIGH.

BURST EDO READ/WORD-WRITE CYCLE



NOTE: 1. CASL and CASH are shown as if they are tied together and create a single CAS. If not connected, either or both CASL and CASH may toggle during READs but they must both toggle during WRITEs to perform a WORD WRITE. If only one CAS toggles, the other CAS must be held HIGH.


BURST EDO WORD-WRITE/BYTE-WRITE CYCLE




DON'T CARE

W UNDEFINED

RAS-ONLY REFRESH CYCLE




CBR REFRESH CYCLE



NOTE

- CBR REFRESH is recommended for all new designs to insure compatibility with future generation DRAMs.
 Micron and JEDEC recommend CBR REFRESH as the preferred method of refresh for the 64 Meg DRAM generation and beyond.
- CASL and CASH are shown as if they are tied together and create a single CAS. If not connected, either or both CASL and CASH may toggle. If only one CAS toggles, the other CAS must be held HIGH.

WCBR PROGRAM CYCLE



NOTE

- 1. A0 LOW sets the burst sequence to linear bursts. A0 HIGH sets the burst sequence to interleave bursts. Addresses A8 through A10 are "don't cares." Addresses A7-A10 should contain the state of (0010 000x_B where x=A0) to ensure future compatability. The burst sequence will remain set until the device power is interrupted or another WCBR cycle is executed.
- A RAS-ONLY or CBR REFRESH cycle must be executed after the WCBR cycle to exit the programming mode.
- 3. CASL and CASH are shown as if they are tied together and create a single CAS. If not connected, either or both CASL and CASH may toggle. If only one CAS toggles, the other CAS must be held HIGH.