

NDT456P


P-Channel Enhancement Mode Field Effect Transistor

General Description




These P-Channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance, provide superior switching performance. And withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as notebook computer power management, battery powered circuits, and DC motor control.

Features

- -7.5 A, -30 V. $R_{DS(ON)} = 0.03 \Omega @ V_{GS} = -10 \text{ V}$
 $R_{DS(ON)} = 0.045 \Omega @ V_{GS} = -4.5 \text{ V}$.
- High density cell design for extremely low $R_{DS(ON)}$.
- High power and current handling capability in a widely used surface mount package.



SOT-223


 SOT-223*
 (J23Z)


Absolute Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	NDT456P	Units
V_{DSS}	Drain-Source Voltage	-30	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_b	Drain Current - Continuous (Note 1a)	± 7.5	A
	- Pulsed	± 20	
P_D	Maximum Power Dissipation (Note 1a)	3	W
	(Note 1b)	1.3	
	(Note 1c)	1.1	
T_J, T_{STG}	Operating and Storage Temperature Range	-65 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	42	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	12	$^\circ\text{C/W}$

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	-30			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -24\text{ V}, V_{GS} = 0\text{ V}$ $T_J = 55^\circ\text{C}$			-1	μA
I_{GSSF}	Gate - Body Leakage, Forward	$V_{GS} = 20\text{ V}, V_{DS} = 0\text{ V}$			100	nA
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{GS} = -20\text{ V}, V_{DS} = 0\text{ V}$			-100	nA
ON CHARACTERISTICS (Note 2)						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = -250\ \mu\text{A}$ $T_J = 125^\circ\text{C}$	-1	-1.5	-3	V
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = -10\text{ V}, I_D = -7.5\text{ A}$ $T_J = 125^\circ\text{C}$		0.026	0.03	Ω
		$V_{GS} = -4.5\text{ V}, I_D = -6\text{ A}$		0.035	0.054	
$I_{D(on)}$	On-State Drain Current	$V_{GS} = -10\text{ V}, V_{DS} = -5\text{ V}$	-20			A
		$V_{GS} = -4.5\text{ V}, V_{DS} = -5\text{ V}$	-10			
G_{fs}	Forward Transconductance	$V_{GS} = -10\text{ V}, I_D = -7.5\text{ A}$		13		S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	$V_{DS} = -15\text{ V}, V_{GS} = 0\text{ V},$ $f = 1.0\text{ MHz}$		1440		pF
C_{oss}	Output Capacitance			905		pF
C_{rss}	Reverse Transfer Capacitance			355		pF
SWITCHING CHARACTERISTICS (Note 2)						
$t_{D(on)}$	Turn - On Delay Time	$V_{DD} = -15\text{ V}, I_D = -7\text{ A},$ $V_{GEN} = -10\text{ V}, R_{GEN} = 12\ \Omega$		10	20	ns
t_r	Turn - On Rise Time			65	120	ns
$t_{D(off)}$	Turn - Off Delay Time			70	130	ns
t_f	Turn - Off Fall Time			70	130	ns
Q_g	Total Gate Charge	$V_{DS} = -10\text{ V},$ $I_D = -7.5\text{ A}, V_{GS} = -10\text{ V}$		47	67	nC
Q_{gs}	Gate-Source Charge			5		nC
Q_{gd}	Gate-Drain Charge			12		nC


Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I_S	Maximum Continuous Drain-Source Diode Forward Current				-2.5	A
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0\text{ V}$, $I_S = -2.5\text{ A}$ (Note 2)		-0.85	-1.2	V
t_{rr}	Reverse Recovery Time	$V_{GS} = 0\text{ V}$, $I_F = -2.5\text{ A}$ $dI_F/dt = 100\text{ A}/\mu\text{s}$			140	ns

Notes:

1. $P_D(t) = \frac{T_J - T_A}{R_{th(j-c)}} = \frac{T_J - T_A}{R_{th(j-c)} + R_{th(c-a)}} = I_D^2(t) \times R_{DS(on)}@T_J$, $R_{th(j-c)}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{th(j-c)}$ is guaranteed by design while $R_{th(c-a)}$ is defined by users. For general reference: Applications on 4.5"x5" FR-4 PCB under still air environment, typical $R_{th(j-c)}$ is found to be:

- a. 42°C when mounted on a 1 in^2 pad of 2oz copper.
- b. 95°C when mounted on a 0.066 in^2 pad of 2oz copper.
- c. 110°C/W when mounted on a 0.00123 in^2 pad of 2oz copper.



Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2.0\%$.

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Drain Current and Temperature.




Figure 5. Transfer Characteristics.




Figure 6. Gate Threshold Variation with Temperature.

Typical Electrical Characteristics




Figure 7. Breakdown Voltage Variation with Temperature.




Figure 8. Body Diode Forward Voltage Variation with Current and Temperature.




Figure 9. Capacitance Characteristics.




Figure 10. Gate Charge Characteristics.




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms

Typical Thermal Characteristics




Figure 13. Transconductance Variation with Drain Current and Temperature.




Figure 14. SOT-223 Maximum Steady-State Power Dissipation versus Copper Mounting Pad Area.




Figure 15. Maximum Steady-State Drain Current versus Copper Mounting Pad Area.




Figure 16. Maximum Safe Operating Area




Figure 17. Transient Thermal Response Curve.

Note: Thermal characterization performed using the conditions described in note 1c. Transient thermal response will change depending on the circuit board design.