2147 4096 Bit (4096×1) **HMOS Static RAM**

FEATURES

- High speed-55ns maximum access time (2147-3)
- Low power 880mW maximum active power
- Automatic low-power standby-20mA max (2147L)
- Completely static-no clock required
- Single +5V supply
- TTL compatible inputs and outputs
- Three-state outputs
- HMOS process technology
- Industry standard 2147 pin compatible

GENERAL DESCRIPTION

The Intersil 2147 is a low power 4096-bit static RAM organized 4096 words by 1 bit. It is an advanced version of the industry standard 2147, fabricated with Intersil's HMOS single-layer poly selective-oxidation process. Innovative design techniques result in minimum cell area and optimum circuit perfor-

Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

An automatic low-power standby mode is controlled by chip select (S); less than one cycle time after S goes high, power dissipation drops from a maximum of 160mA to 20mA (2147).

The basic device operates over the 5V ±10% range with a worst-case access time of 70ns; a "-3" device offers a worstcase access time 55ns.

The Intersil 2147 is supplied in an 18-pin package with industry standard pin configuration.

0°C to +70°C


0°C to +70°C

0°C to +70°C

18-pin CERDIP

18-pin CERDIP

18-pin CERDIP



ACTIVE CURRENT

180mA

140mA

160mA

ACCESS TIME

55ns

70ns

70ns

PART NO.

D2147-3

D2147L

D2147

30mA

10mA

20mA

ABSOLUTE MAXIMUM RATINGS 1

SYMBOL	DESCRIPTION	MIN	MAX	UNITS	NOTES
VIN	Voltage on any Pin Relative to GND	-1.5	+7	٧ .	2
los	D.C. Output Current		20	mA	
tSTORE	Storage Temperature	-65	+ 150	*C	
†BIAS	Ambient Temperature Under Bias	-10	+85	°C	
Pn	Power Dissipation		1	W	

NOTES:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions exceeding those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.
- 2. This device contains internal circuitry to protect against damage due to static charge. Conventional precautions should be observed, however, during storage, handling, and use to avoid exposure to excessive voltages.

ELECTRICAL CHARACTERISTICS $V_{CC} = 5V \pm 10\%$, $T_A = 0$ °C to +70 °C, unless otherwise noted

SYMBOL	DESCRIPTION	MIN	MAX	UNITS	TEST CONDITONS			
V _{IH}	Input HIGH Voltage	2.0	6.0	V				
VIL	Input LOW Voltage	- 1.0	0.8	V				
VOH	Output HIGH Voltage	2.4		٧	IOH = -4.0mA			
VOL	Output LOW Voltage		0.4	V	IOL = 8mA			
IIL.	Input Leakage Current		10	μА	V _{CC} = 5.5V, GND ≤ VIN ≤ VCC			
OLK	Output Leakage Current		50	μΑ	$V_{CC} = 5.5V$, $\overline{S} = VIH$, $\overline{GND} \le VO \le 4.5V$			
los	Output Short Circuit Current	- 200	200	mA	V _{OUT} = GND to V _{CC}			

		MAXI	MUM VALU	JES		
SYMBOL	DESCRIPTION	2147-3	2147L	2147	UNITS	NOTES
ICCOP1	Operating Supply Current	170	135	150	mA	1, 2
ICCOP2	Operating Supply Current	180	140	160	mA	1, 3
ICCSB	Standby Supply Current	30	10	20	mA	4
ICCPON	Peak Power-On Supply Current	70	30	50	mA	5

NOTES:

1. $V_{CC} = 5.5V$, $S = V_{1L}$, IO = 0mA

2. TA = 25 °C

3. TA = 0°C

4. $V_{CC} = 4.5$ to 5.5V, $S = V_{IH}$

5. $V_{CC}=GND$ to 4.5, $\overline{S}=$ lower of V_{CC} or V_{IH} min. A pullup resistor on \overline{S} is required during power-on in order to keep the device deselected; otherwise ICCPON approaches ICCOP. VCC slew

TIMING CHARACTERISTICS $V_{CC} = 5V \pm 10\%$, $T_A = 0$ °C to +70 °C, unless otherwise noted 1,4


SYMBOL	DESCRIPTION		2147		2147-3			TEST
		JEDEC SYMBOL	MIN	MAX	MIN	MAX	UNITS	TEST NOTES
	READ CYCLE			1				
t _{rc}	Read Cycle Time		70	<u> </u>	55			
taa	Address Access Time	TAVQV		70		55		
t _{acs1}	Chip Select Access Time	TSLQV		70		55]	2
t _{acs2}	Chip Select Access Time	TSLQV		80		65	1	3
t _{oh}	Output Hold from Address Change	TAXQX	5		5		_	
t _{lz}	Chip Selection to Output Enabled	TSLQX	10		10		1	
thz	Chip Deselection to Output Disabled	TSHQZ	0	40	0	40] '	
t _{DU}	Chip Selection to Power Up Time		0		0	<u> </u>		
t _{pd}	Chip Deselection to Power Down Time			30		30		
<u> </u>	WRITE CYCLE					1		
twc	Write Cycle Time		70	l	55		ns	
t _{cw}	Chip Selection to End of Write	TSLWH	55		45		_	
taw	Address Valid to End of Write	TAVWH	55		45	ļ <u> </u>		
tas	Address Setup Time	TAVWL	0		0	<u> </u>		
twp	Write Pulse Width	TWLWH	40		35		1	
twr	Write Recovery Time	TWHAX	15	<u> </u>	10		_	
t _{dw}	Data Valid to End of Write	TDVWH	30		25		1	
t _{dh}	Data Hold Time	TWHDX	10		10	L	_	
twz	Write Enabled to Output Disabled	TWLQZ	0	35	0	30		
tow	Output Active from End of Write	TWHQX	0	T	0			

NOTES:


- 1. $t_f = t_f = 10$ ns. Input and output timing reference level = 1.5V.
- 2. Device deselected for 55ns or more prior to selection.
- 3. Device deselected for a finite time less than 55ns prior to selection.
- 4. Operating temperature range is guaranteed with transverse flow exceeding 400 linear feet per minute.







Notes: 1. Device is continuously selected, $\overline{S} = V_{IL}$.



Write Cycle (W Controlled)

