

## 512K x 32 SRAM MODULE

## PUMA 2/77S16000/A - 020/025/35

11403 West Bernado Court, Suite 100, San Diego, CA 92127. Tel No: (619) 674 2233, Fax No: (619) 674 2230


#### Issue 4.2: November 1998


#### Description

Available in PGA (PUMA 2) and Gullwing (PUMA 77) Features footprints, the PUMA \*\*S16000 is a 16 MBit SRAM • 16MBit Fast SRAM Module. module user configurable as 512K x 32, 1M x 16 or 2M • Fast Access times of 20/25/35ns. x 8. The device is available with fast access times of • Configurable as 8 / 16 / 32 bit wide output. 20,25 and 30ns. A low power standby and Data Retention mode is available. The device may be Operating Power 2130 / 2800 / 4150 mW (max). screened in accordance with MIL-STD-883.

#### 16,777,216 bit CMOS High Speed Static RAM

- Standby CMOS 220mW (max).
- · Low voltage data retention.
- Single 5V±10% Power supply.
- TTL compatible inputs and outputs.
- May be screened in accordance with MIL-STD-883.
- PUMA 2 66 pin ceramic PGA
- PUMA77 68 pin ceramic Gullwing





#### **Pin Functions**

A0~A18 Address Inputs D0~D31 Data Inputs/Outputs CS1~4 OE **Output Enable** Chip Select WE1~4 Write Enable NC No Connect Power (+5V) GND Ground  $V_{cc}$ 

ISSUE 4.2 : November 1998 PUMA 2/77S16000/A - 020/025/35

## DC OPERATING CONDITIONS

### Absolute Maximum Ratings (1)

Voltage on any pin relative to V <sub>ss</sub> (2)	$V_{\tau}$	-0.5V to +7.0	V
Power Dissipation	$P_{D}^{\cdot}$	4	W
Storage Temperature	T <sub>STG</sub>	-55 to +150	°С

Notes

- (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- (2) Pulse width: 3.0V for less than 10ns.

Recommended Operating Conditions								
Parameter	Symbol	min	typ	max	units			
Supply Voltage	V <sub>cc</sub>	4.5	5.0	5.5	V			
Input High Voltage	V <sub>IH</sub>	2.2	-	V <sub>cc</sub> +0.5	V			
Input Low Voltage	V,,,	-0.5	-	ŏ.8	V			
Operating Temperature	T,_	0	-	70	°C			
	$T_Al^A$	-40	-	85	°C	(Suffix I)		
	T <sub>AM</sub>	-55	-	125	°C	(Suffix M, MB)		

DC Electrical Characteristics (V <sub>CC</sub> =5V±10%,T <sub>A</sub> =-55°C to +125°C)							
Parameter S	ymbol	Test Condition	min	<i>typ</i> <sup>(1)</sup>	max	Unit	
Input Leakage Current Address, OE	I <sub>LI1</sub>	$V_{IN} = 0V \text{ to } V_{CC}$	-8	-	8	μΑ	
$\overline{WE},\overline{CS}$	l <sub>LI2</sub>	$V_{IN} = 0V \text{ to } V_{CC}$	-2	-	2	μΑ	
Output Leakage Current	$I_{LO}$	$\overline{\text{CS}}^{(2)} = V_{\text{IH}} \text{ or } \overline{\text{OE}} = V_{\text{IH}}, V_{\text{I/O}} = 0 \text{V to } V_{\text{CC}}$	-8	-	8	μΑ	
		$\overline{WE}^{(2)} = V_{IL}$					
Average Supply Current 32 bit	$I_{CC32}$	$\overline{\text{CS}}^{(2)}=\text{V}_{\text{IL}}$ , Minumum cycle, $\text{I}_{\text{I/O}}=\text{0mA}$					
		$\overline{\text{WE}}^{(2)} = V_{\text{IL}} \text{ or } \overline{\text{WE}}^{(2)} = \overline{\text{OE}} = V_{\text{IH}}, 100\% \text{ duty.}$	-	-	720	mΑ	
16 bit	I <sub>CC16</sub>	As above	-	-	480	mΑ	
8 bit	$I_{CC8}$	As above	-	-	360	mΑ	
Standby Supply Current TTL levels	$I_{SB}$	$\overline{CS}^{(2)} = V_{H}, V_{CC} = 5.5V$	-	-	240	mΑ	
CMOS levels	I <sub>SB1</sub>	$\overline{\text{CS}}^{(2)} \ge V_{\text{CC}} - 0.2V, \ 0.2V \ge V_{\text{IN}} \ge V_{\text{CC}} - 0.2V$	-	-	40	mΑ	
Output Voltage Low	$V_{\scriptscriptstyle OL}$	$I_{OL} = 8.0 \text{ mA}$	-	-	0.4	V	
Output Voltage High	V <sub>OH</sub>	$I_{OH} = -4.0 \text{ mA}$	2.4	-	-	V	

Notes: (1) Typical values are at  $V_{cc}$ =5.0V, $T_A$ =25°C and specified loading.

(2)  $\overline{\text{CS}}$  and  $\overline{\text{WE}}$  above are accessed through  $\overline{\text{CS1-4}}$  and  $\overline{\text{WE1-4}}$  respectively. These inputs must be operated simultaneously for 32 bit mode, in pairs for 16 bit mode and singly for 8 bit mode.

PUMA 2/77S16000 - 020/025/35 ISSUE 4.2: November 1998

Capacitance (V <sub>CC</sub> =5V±10%,T <sub>A</sub> =25°C) Note: These parameters are calculated and not measured.								
Parameter	Symbol	Test Condition	typ	max	Unit			
Input Capacitance Address, OE WE1~4, CS1~4	$C_{_{\mathrm{IN1}}}$	$V_{IN} = 0V$ $V_{IN} = 0V$	-	34 6	pF pF			
I/O Capacitance D0~31	$C_{I/O}^{IN2}$	V <sub>I/O</sub> =0V	-	_	pF (8 bit mode)			

## **Operating Modes**

The Table below shows the logic inputs required to control the operating modes of each of the SRAMs on the device.


Mode	<u>CS</u>	ŌĒ	WE	V <sub>cc</sub> Current	I/O Pin	Reference Cycle
Not Selected	1	Х	Х	I <sub>SB1</sub> ,I <sub>SB2</sub>	High Z	Power Down
Output Disable	0	1	1	I <sub>cc</sub>	High Z	
Read	0	0	1	I <sub>cc</sub>	D <sub>OUT</sub>	Read cycle
Write	0	Х	0	I <sub>cc</sub>	D <sub>IN</sub>	Write Cycle

$$1 = V_{IH}$$

Note:  $\overline{\text{CS}}$  above is accessed through  $\overline{\text{CS1-4}}$  and  $\overline{\text{WE}}$  is accessed through  $\overline{\text{WE1-4}}$ . For correct operation,  $\overline{\text{CS1-4}}$  and WE1~4 must operate simultaneously for 32 bit operation, in pairs for 16 bit operation, or singly for 8 bit operation.

Low V <sub>cc</sub> Data Retention Characteristics - L Version Only (T <sub>A</sub> =-55°C to +125°C)								
Parameter	Symbol	Test Condition	min	typ	max	Unit		
V <sub>cc</sub> for Data Retention	$V_{_{\mathrm{DR}}}$	CS1~4 ≥ V <sub>cc</sub> -0.2V	2.0	-	5.5	V		
Data Retention Current	I <sub>CCDR</sub>	$V_{CC} = 3.0V, \overline{CS1\sim4} \ge V_{CC}-0.2V,$						
		$0.2V \ge V_{IN} \ge V_{CC} - 0.2V$	-	-	28	mΑ		
Chip Deselect to Data Retention	n t <sub>CDR</sub>	See Retention Waveform	0	-	-	ns		
Operation Recovery Time	t <sub>R</sub>	See Retention Waveform	5	-	-	ms		

#### **AC Test Conditions Output Load**



 $<sup>\</sup>begin{aligned} &1 = V_{_{IH}}, \\ &0 = V_{_{IL}}, \\ &X = Don't \ Care \end{aligned}$ 

<sup>\*</sup>Input pulse levels: 0.0V to 3.0V

<sup>\*</sup>Input rise and fall times: 3 ns

<sup>\*</sup>Input and Output timing reference levels: 1.5V

<sup>\*</sup>V\_=5V±10%

<sup>\*</sup>PÜMA module is tested in 32 bit mode.

ISSUE 4.2: November 1998 PUMA 2/77S16000/A - 020/025/35

## **AC OPERATING CONDITIONS**


Read (	Cycl	е
--------	------	---

		02	20	02	25	3	5	
Parameter	Symbol	min	max	min	max	min	max	Units
Read Cycle Time	t <sub>RC</sub>	20	-	25	-	35	-	ns
Address Access Time	$t_{AA}$	-	20	-	25	-	35	ns
Chip Select Access Time	$t_{ACS}$	-	20	-	25	-	35	ns
Output Enable to Output Valid	$t_{OE}$	-	10	-	15	-	15	ns
Output Hold from Address Change	$t_OH$	5	-	5	-	5	-	ns
chip Selection to Output in Low Z	$t_{\scriptscriptstyle{CLZ}}$	5	-	5	-	5	-	ns
Output Enable to Output in Low Z	t <sub>OLZ</sub>	5	-	0	-	0	-	ns
Chip Deselection to Output in High Z		-	10	0	10	0	10	ns
Output Disable to Output in High Z(3)	t <sub>OHZ</sub>	0	10	0	10	0	10	ns

Write Cycle								
		02	20	02	25	3	35	
Parameter	Symbol	min	max	min	max	min	max	Unit
Write Cycle Time	t <sub>wc</sub>	20	-	25	-	35	-	ns
Chip Selection to End of Write	$t_{cw}$	15		15	-	15	-	ns
Address Valid to End of Write	t <sub>AW</sub>	15	-	15	-	15	-	ns
Address Setup Time	t <sub>AS</sub>	0	-	0	-	0	-	ns
Vrite Pulse Width	$t_{WP}$	15	-	15	-	15	-	ns
Vrite Recovery Time	$t_{_{ m WR}}$	0	-	0	-	0	-	ns
Vrite to Output in High Z	t <sub>whz</sub>	0	10	0	10	0	10	ns
Data to Write Time Overlap	t <sub>DW</sub>	10	-	10	-	10	-	ns
Data Hold from Write Time	t <sub>DH</sub>	0	-	0	-	0	-	ns
Output Active from End of Write	t <sub>ow</sub>	5	-	5	-	5	-	ns

PUMA 2/77S16000 - 020/025/35 ISSUE 4.2 : November 1998


# Read Cycle Timing Waveform (1,2)



#### Notes:


- (1) During the Read Cycle, WE is high for the module.
- (2) Address valid prior to or coincident with  $\overline{\text{CS}}$  transition Low.
- (3)  $t_{CHZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

## **Write Cycle No.1 Timing Waveform**



ISSUE 4.2: November 1998 PUMA 2/77S16000/A - 020/025/35


### Write Cycle No.2 Timing Waveform (5)



#### **AC Characteristics Notes**

- (1) A write occurs during the overlap  $(t_{WP})$  of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
- (2)  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
- (3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If the  $\overline{\text{CS}}$  low transition occurs simultaneously with the  $\overline{\text{WE}}$  low transition or after the  $\overline{\text{WE}}$  low transition, outputs remain in a high impedance state.
- (5)  $\overline{OE}$  is continuously low.  $(\overline{OE}=V_{\parallel})$
- (6)  $D_{OUT}$  is in the same phase as written data of this write cycle.
- (7)  $D_{OUT}$  is the read data of next address.
- (8) If  $\overline{\text{CS}}$  is low during this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (9) t<sub>WHZ</sub> and t<sub>OHZ</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

## Low V<sub>cc</sub> Data Retention Timing Waveform



PUMA 2/77S16000 - 020/025/35 ISSUE 4.2 : November 1998

0.76 (0.030) 1.78


(0.070)

5.44 (0.214) max 0.10 (0.004)


20.57 (0.810) sq. 20.10 (0.790) sq. 24.13 (0.950) sq. 23.62 (0.930) sq.

### **Package Details**


#### PUMA 77S16000




#### PUMA 2S16000



### PUMA 77S16000



#### PUMA 77S16000A



#### PUMA 2S16000

г							
1	1	12	23		34)	<b>45</b>	<b>56</b>
1	D8 ②	WE2	D15 24)		D24 35	vcc 46	D31 57
1	D9 3	CS2	D14 25		D25 36	CS4 47	D30 (58)
1	D10 4	GND (15)	D13 26		D26 37	WE4 48	D29 59
1	Δ13	D11 16	D12	\/I=\A/	A6 38	D27	D28
1	(5) A14	A10	27 OE 28	VIEW FROM	38 A7 39	49 A3 50	60 A0 61
1	6 A15	①7 A11	A17	ABOVE	NC	A4	A1
1	⑦ A <u>1</u> 6	(18) A <u>1</u> 2	29 W <u>E</u> 1		40 A8	61) A5	62 A2
	8 A18	(9 VCC	30 D7		41 A9	A5 62 WE3	A2 63 D23
	9 D0	20 CS1	31) D6		42 D16	63 CS3	64 D22
	10	21)	32		<b>43</b>	<b>54</b>	<b>65</b> )
1	11		33		44	<b>(55)</b>	66
	D1	NC 22 D3	D5		D17	GND	D21


# **Military Screening Procedure**

MultiChip Screening Flow for high reliability product in accordance with Mil-883 method 5004 shown below

MB MULTICHIP MODULE SCREENING FLOW								
SCREEN	TEST METHOD	LEVEL						
Visual and Mechanical								
Internal visual Temperature cycle Constant acceleration	2017 Condition B or manufacturers equivalent 1010 Condition B (10 Cycles,-55°C to +125°C) 2001 Condition E (Y <sub>1</sub> only) (10,000g)	100% 100% 100%						
Burn-In								
Pre-Burn-in electrical Burn-in	Per applicable device specifications at T <sub>A</sub> =+25°C Method 1015,Condition D,T <sub>A</sub> =+125°C,160hrs min	100% 100%						
Final Electrical Tests	Per applicable Device Specification							
Static (dc)	<ul> <li>a) @ T<sub>A</sub>=+25°C and power supply extremes</li> <li>b) @ temperature and power supply extremes</li> </ul>	100% 100%						
Functional	<ul> <li>a) @ T<sub>A</sub>=+25°C and power supply extremes</li> <li>b) @ temperature and power supply extremes</li> </ul>	100% 100%						
Switching (ac)	a) @ T <sub>A</sub> =+25°C and power supply extremes b) @ temperature and power supply extremes	100% 100%						
Percent Defective allowable (PDA)	Calculated at post burn-in at T <sub>A</sub> =+25°C	10%						
Hermeticity	1014							
Fine Gross	Condition A Condition C	100% 100%						
Quality Conformance	Per applicable Device Specification	Sample						
External Visual	2009 Per vendor or customer specification	100%						

ISSUE 4.2: November 1998 PUMA 2/77S16000/A - 020/025/35

#### **Ordering Information**



## Note:

Although this data is believed to be accurate, the information contained herein is not intended to and does not create any warranty of merchantibility or fitness for a particular purpose.

Our products are subject to a constant process of development. Data may be changed at any time without notice. Products are not authorised for use as critical components in life support devices without the express written approval of a company director.