Am2948/Am2949

Octal Three-State Bidirectional Bus Transceivers

DISTINCTIVE CHARACTERISTICS

- 8-bit bidirectional data flow reduces system package count
- 3-state inputs/outputs for interfacing with bus-oriented systems; PNP inputs reduce input loading
- V_{CC} 1.15V V_{OH} interfaces with TTL, MOS, and CMOS
- 48mA, 300pF bus drive capability; Low power 8mA per bidirectional bit
- Am2948 has inverting transceivers; Am2949 has noninverting transceivers — both have separate TRANSMIT and RECEIVE Enables
- Bus port stays in hi-impedance state during power up/ down

GENERAL DESCRIPTION


The Am2948 and Am2949 are 8-bit, 3-state Schottky transceivers. They provide bidirectional drive for busoriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured, with 24mA drive capability on the A ports and 48mA bus drive capability on the B ports. PNP inputs are incorporated to reduce input loading.

Separate TRANSMIT and RECEIVE Enables are provided for microprocessor system with separated read and write control bus lines.

The output high voltage (V_{OH}) is specified at V_{CC} – 1.15V minimum to allow interfacing with MOS, CMOS, TTL, ROM, RAM, or microprocessors.

BLOCK DIAGRAM

Am2949




BD002500

Am2948 has inverting transceivers.


CONNECTION DIAGRAM Top View

D-20-1




Note: Pin 1 is marked for orientation Am2948 is inverting from Ai to Bi

LOGIC SYMBOL




METALLIZATION AND PAD LAYOUT Am2949



ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid Combinations				
Am2948 Am2949	PC DC, DCB, DM, DMB XC			

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

PIN DESCRIPTION Pin No. Name I/O Description A₀-A₇ I/O A port inputs/outputs are receiver output drivers when Receive is LOW and Transmit is HIGH, and are transmit inputs when Receive is HIGH and Transmit is LOW. B₀-B₇ I/O B port inputs/outputs are transmit output drivers when Transmit is LOW and Receive is HIGH, and are receiver inputs when Transmit is HIGH and Receive is LOW. 9,11 Transmit, Receive HIGH and Receive but LOW activate both drivers and may cause oscillations. This is not an intended logic condition. With Transmit HIGH and Receive LOW A port is the output and B port is the input. With Transmit LOW and Receive HIGH B port is the output and A port is the input.

FUNCTION TABLE

Control Inputs		Resulting Conditions		
Transmit Receive		A Port	B Port	
н	L	Out	ln	
L	н	In	Out	
н	н	3-State	3-State	
L	L	Both Active*		

^{*}This is not an intended logic condition and may cause oscillations.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C	to +150°C
Supply Voltage	7.0V
Input Voltage	5.5V
input voltage	5.6V
Output Voltage	00000
Lead Temperature (Soldering, 10 seconds)	300-0

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+ 4.75V to + 5.25V
Military (M) Devices	EE9C +0 + 13E9C
Temperature	55 C 10 + 125 C
Supply Voltage	+4.5V to +5.5V
Operating ranges define those limit	s over which the function-
ality of the device is guaranteed.	


DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Condi	Min	Тур	Max	Units	
PORT (A ₀ -A ₇)				T 00 I			Volts
V _{IH}	Logical "1" Input Voltage	T = 0.8V, H = 2.0V		2.0		0.8	VOILS
	Logical "O" Input Voltage	T = 0.8V, R = 2.0V	COM'L	<u> </u>		0.8	Volts
VIL	Logical C Input Voltage			V _{CC} - 1.15	V _{CC} - 0.7		
VoH	Logical "1" Output Voltage	$\overline{T} = 2.0V, \ \overline{R} = 0.8V$ $\frac{I_{OH} = -0.4mA}{I_{OH} = -3.0mA}$		2.7	3.95		Volts
			I _{OL} = 12mA	J	0.3	0.4	١
VoL	Logical"0" Output Voltage	₹ = 2.0V, ₹ = 0.8V			0.35	0.50	Volt
los	Output Short Circuit Current	$\overline{T} = 2.0V$, $\overline{R} = 0.8V$, $V_0 = 0V$, $V_{CC} = MAX$; Note 2		- 10	- 38	- 75	mA
	Logical "1" Input Current	$\vec{T} = 0.8V, \ \vec{R} = 2.0V, \ V_{\parallel} = 2.7V$	·	<u> </u>	0.1	80	μA
IIH II	Input Current at Maximum Input Voltage	T = H = 2.0V, V _{CC} = MAX,	ļ		1	mA	
	Logical "0" Input Current	$\bar{T} = 0.8V, \; \bar{R} = 2.0V, \; V_1 = 0.4V$		- 70	- 200	μΑ	
hi.	input Clamp Voltage	$\overline{T} = \overline{R} = 2.0V$, $I_{IN} = -12mA$		- 0.7	- 1.5	Volt	
Vc	Input Clamp Voltage	1 1 1 1 1 1 1 1			- 200		
lop	Output/Input 3-State Current	$\overrightarrow{T} = \overrightarrow{R} = 2.0V$ $V_{O} = 0.4V$ $V_{O} = 4.0V$				80	μΑ
B PORT (B ₀ -B ₇				2.0			Volt
ViH	Logical "1" Input Voltage	T = 2.0V, A = 0.8V			 	0.8	<u> </u>
V _{IL}	Logical "0" Input Voltage	T = 2.0V, R = 0.8V MIL				0.7	Vol
-16			$I_{OH} = -0.4 \text{mA}$	V _{CC} - 1.15	V _C C - 0.8		_
		Ŧ = 0.8V, Ā = 2.0V	I _{OH} = -5.0mA	2.7	3.9		Volt
VOH	Logical "1" Output Voltage	1 = 0.84, H = 2.04	I _{OH} = -10mA	2.4	3.6		
			IOI = 20mA		0.3	0.4	J
VOL	Logical "0" Output Voltage	$\overline{T} = 0.8V$, $\overline{R} = 2.0V$	I _{OL} = 48mA		0.4	0.5	Vol
los	Output Short Circuit Current	$T = 0.8V$, $R = 2.0V$, $V_O = 0V$ $V_{CC} = MAX$, Note 2	′	- 25	- 50	- 150	4
	Logical "1" Input Current	$\overline{T} = 2.0V, \ \hat{R} = 0.8V, \ V_1 = 2.7$	'V		0.1	80	μ
1 ₁	Input Current at Maximum Input Voltage	$\bar{T} = \bar{R} = 2.0V$, $V_{CC} = MAX$, $V_I = V_{CC} MAX$				1	m
	Logical "0" Input Current	$\overline{T} = 2.0V$, $\overline{R} = 0.8V$, $V_i = 0.4$	V		- 70	- 200	$+\dot{-}$
<u> </u>	Input Clamp Voltage	T = R = 2.0V, IN = -12mA			- 0.7	- 1.5	Vo
Vc	input Garilp voltage		V _O = 0.4V			- 200	
lop	Output/Input 3-State Current	T = R = 2.0V	V _O = 4.0V			200	- μ

DC CHARACTERISTICS (Cont.) CONTROL INPUTS T, R Logical "1" Input Voltage 2.0 V_{IH} Velts COM'L 0.8 V_{1L} Logical "0" Input Voltage Volts MIL 0.7 Ιн Logical "1" Input Current Vi = 2.7V 0.5 20 μА Input Current at Maximum Input h VCC = MAX, VI = VCC MAX 1.0 mΔ Voltage - 0.1 - 0.25 η_{L} Logical "0" Input Current $V_1 = 0.4V$ mΑ - 0.25 - 0.5 Input Clamp Voltage ٧c $I_{IN} = -12mA$ - 0.8 - 1.5 Volts POWER SUPPLY CURRENT T = R = 2.0V, VI = 2.0V, VCC = MAX 70 100 Am2948 mΑ T = 0.4V, VINA = R = 2.0V, VCC = MAX 150 Icc Power Supply Current T = R = 2.0V, $V_1 = 0.4V$, $V_{CC} = MAX$ 70 100 Am2949 mΑ T = VINA = 0.4V, R = 2.0V, VCC = MAX 140


SWITCHING TEST WAVEFORM

SWITCHING TEST CIRCUIT



 $t_r = t_f < 10 \text{ns}$ 10% to 90% Note: C₁ includes test fixture capacitance.

Figure A. Propagation Delay from A Port to B Port or from B Port to A Port.



 $t_r = t_f < 10 \text{ns}$ 10% to 90% Note: C₄ includes test fixture capacitance. Port input is in a fixed logical condition. See AC table.

Figure B. Propagation Delay to/from Three-State from \overline{R} to A Port and \overline{T} to B Port.

SWITCHING CHARACTERISTICS (T_A = $+25^{\circ}$ C, V_{CC} = 5.0V) Am2948

Parameter	Description	Test Conditions	Тур	Max	Units
	A PORT DAT	TA/MODE SPECIFICATIONS			
tPDHLA	Propagation Delay to a Logical "0" from B Port to A Port	$\overline{T} = 2.4V$, $\overline{R} = 0.4V$ (Figure A) R ₁ = 1k, R ₂ = 5k, C ₁ = 30pF	8	12	ns
t _{PDLHA}	Propagation Delay to a Logical "1" from B Port to A Port	$\overline{T} = 2.4V$, $\overline{R} = 0.4V$ (Figure A) R ₁ = 1k, R ₂ = 5k, C ₁ = 30pF	11	16	ns
¹ PLZA	Propagation Delay from a Logical "0" to 3-State from R to A Port	B_0 to $B_7 = 2.4V$, $T = 2.4V$ (Figure B) $S_3 = 1$, $R_5 = 1$ k, $C_4 = 15$ pF	10	15	ns
t _{PHZA}	Propagation Delay from a Logical "1" to 3-State from R to A Port	B_0 to $B_7 = 0.4V$, $T = 2.4V$ (Figure B) $S_3 = 0$, $R_5 = 1k$, $C_4 = 15pF$	8	15	ns
t _{PZLA}	Propagation Delay from 3-State to a Logical "0" from R to A Port	B_0 to $B_7 = 2.4V$, $\overline{T} = 2.4V$ (Figure B) $S_3 = 1$, $R_5 = 1k$, $C_4 = 30pF$	20	27	ns
^t PZHA	Propagation Delay from 3-State to a Logical "1" from R to A Port	B_0 to $B_7 = 0.4V$, $T = 2.4V$ (Figure B) $S_3 = 0$, $R_5 = 1k$, $C_4 = 30pF$	20	27	ns
	B PORT DA	TA/MODE SPECIFICATIONS			
	Propagation Delay to a Logical "0" from	$\overline{T} = 0.4V, \ \overline{R} = 2.4V \ (Figure A)$ $R_1 = 100\Omega, \ R_2 = 1k, \ C_1 = 300pF$	12	18	ns
tPDHL8	A Port to B Port	$R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$	8	12	ns
	Propagation Delay to a Logical "1" from	$\bar{T} = 0.4V, \ \bar{R} = 2.4V \ (Figure A)$ $R_1 = 100\Omega, \ R_2 = 1k, \ C_1 = 300pF$	15	20	ns
tPDLHB	A Port to B Port	$R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$	9	14	ns
tPLZB	Propagation Delay from a Logical "0" to 3-State from 1 to B Port	A_0 to $A_7 = 2.4V$, $\overline{R} = 2.4V$ (Figure B) $S_3 = 1$, $R_5 = 1k$, $C_4 = 15pF$	13	18	ns
tрнzв	Propagation Delay from a Logical "1" to 3-State from T to B Port	A_0 to $A_7 = 0.4V$, $\overline{R} = 2.4V$ (Figure B) $S_3 = 0$, $R_5 = 1k$, $C_4 = 15pF$	8	15	ns
	Propagation Delay from 3-State to a Logical "0"	A ₀ to A ₇ = 2.4V, \overline{R} = 2.4V (Figure B) S ₃ = 1, R ₅ = 100 Ω , C ₄ = 300pF	25	35	ns
t _{PZLB}	from T to B Port	$S_3 = 1$, $R_5 = 667\Omega$, $C_1 = 45pF$	18	25	ns
	Propagation Delay from 3-State to a Logical "1"	A ₀ to A ₇ = 0.4V, \tilde{R} = 2.4V (Figure B) S ₃ = 0, R ₅ = 1k, C ₄ = 300pF	25	35	ns
tPZHB	from T to B Port	S ₃ = 0, R ₅ = 5k, C ₄ = 45pF	16	25	ns

$\textbf{SWITCHING CHARACTERISTICS} \ \ \text{over operating range unless otherwise specified} \\ \textbf{Am2948}$

			COMMERCIAL Am2948	MILITARY Am2948	
Parameter	Description	Test Conditions	Max	Max	Units
	A I	PORT DATA/MODE SPECIFICATION	S		
^t PDHLA	Propagation Delay to a Logical "0" from B Port to A Port	T = 2.4V, $R = 0.4V$ (Figure A) $R_1 = 1k$, $R_2 = 5k$, $C_1 = 30pF$	19	16	ns
^t PDLHA	Propagation Delay to a Logical "1" from B Port to A Port	T = 2.4V, $R = 0.4V$ (Figure A) $R_1 = 1k$, $R_2 = 5k$, $C_1 = 30pF$	23	20	ns
t _{PLZA}	Propagation Delay from a Logical "0" to 3-State from R to A Port	B_0 to $B_7 = 2.4V$, $\overline{T} = 2.4V$ (Figure B) $S_3 = 1$, $R_5 = 1k$, $C_4 = 15pF$	21	18	ns
tphza	Propagation Delay from a Logical "1" to 3-State from R to A Port	B_0 to $B_7 = 0.4V$, $\overline{T} = 2.4V$ (Figure B) $S_3 = 0$, $R_5 = 1k$, $C_4 = 15pF$	21	18	ns
tpzLA	Propagation Delay from 3-State to a Logical "0" from R to A Port	B ₀ to B ₇ = 2.4V, T = 2.4V (Figure B) S ₃ = 1, R ₅ = 1k, C ₄ = 30pF	35	30	ns
^t PZHA	Propagation Delay from 3-State to a Logical "1" from R to A Port	B_0 to $B_7 = 0.4V$, $\overline{T} = 2.4V$ (Figure B) $S_3 = 0$, $R_5 = 5k$, $C_4 = 30pF$	35	30	ns
	В	PORT DATA/MODE SPECIFICATION	S		
t _{PDHLB}	Propagation Delay to a Logical	$\overline{\Gamma} = 0.4V, \ \overline{R} = 2.4V \ \text{(Figure A)}$ $R_1 = 100\Omega, \ R_2 = 1k, \ C_1 = 300pF$	29	24	ns
PUHLB	"0" from A Port to B Port	$R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$	19	16	ns
teni he	Propagation Delay to a Logical	$\overline{T} = 0.4V, \ \overline{R} = 2.4V \ (Figure A)$ $R_1 = 100\Omega, \ R_2 = 1k, \ C_1 = 300pF$	30	25	ns
	1 WORK A PORT TO B PORT	$R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$	22	19	ns
t _{PLZB}	Propagation Delay from a Logical "0" to 3-State from T to B Port	A ₀ to A ₇ = 2.4V, \overline{R} = 2.4V (Figure B) S ₃ = 1, R ₅ = 1k, C ₄ = 15pF	26	23	ns
t _{PHZB}	Propagation Delay from a Logical "1" to 3-State from T to B Port	A ₀ to A ₇ = 0.4V, \overline{R} = 2.4V (Figure B) S ₃ = 0, R ₅ = 1k, C ₄ = 15pF	21	18	ns
tezi.B	Propagation Delay from 3-State to	A ₀ to A ₇ = 2.4V, \overline{R} = 2.4V (Figure B) S ₃ = 1, R ₅ = 100 Ω , C ₄ = 300pF	43	38	ns
7 240	a Logical "0" from T to B Port	$S_3 = 1$, $R_5 = 667\Omega$, $C_4 = 45pF$	33	28	ns
t _{PZHB}	Propagation Delay from 3-State to	A ₀ to A ₇ = 0.4V, \overline{R} = 2.4V (Figure B) S ₃ = 0, R ₅ = 1k, C ₄ = 300pF	43	38	ns
1 2110	a Logical "1" from T to B Port	$S_3 = 0$, $R_5 = 5k$, $C_4 = 45pF$	33	28	ns

SWITCHING CHARACTERISTICS (T_A = +25°C, V_{CC} = 5.0V) Am2949

Parameter	Description	Test Conditions	Тур	Max	Units
	A PORT DAT	A/MODE SPECIFICATIONS			
[†] PDHLA	Propagation Delay to a Logical "0" from B Port to A Port	$\overline{T} = 2.4V$, $\overline{R} = 0.4V$ (Figure A) $R_1 = 1k$, $R_2 = 5k$, $C_1 = 30pF$	14	18	ns
PDLHA	Propagation Delay to a Logical "1" from B Port to A Port	$\overline{T} = 2.4V$, $\overline{R} = 0.4V$ (Figure A) $R_1 = 1k$, $R_2 = 5k$, $C_1 = 30pF$	13	18	ns
PLZA	Propagation Delay from a Logical "0" to 3-State from R to A Port	B_0 to $B_7 = 0.4V$, $T = 2.4V$ (Figure B) $S_3 = 1$, $R_5 = 1$ k, $C_4 = 15$ pF	11	15	ns
PHZA	Propagation Delay from a Logical "1" to 3-State from R to A Port	B_0 to $B_7 = 2.4V$, $T = 2.4V$ (Figure B) $S_3 = 0$, $R_5 = 1k$, $C_4 = 15pF$	8	15	ns
PZLA	Propagation Delay from 3-State to a Logical "0" from R to A Port	B_0 to $B_7 = 0.4V$, $\overline{T} = 2.4V$ (Figure B) $S_3 = 1$, $R_5 = 1k$, $C_4 = 30pF$	20	27	ns
^t PZHA	Propagation Delay from 3-State to a Logical "1" from R to A Port	B_0 to $B_7 = 2.4V$, $\overline{T} = 2.4V$ (Figure B) $S_3 = 1$, $R_5 = 5k$, $C_4 = 30pF$	20	27	ns
	B PORT DAT	TA/MODE SPECIFICATIONS			
	Propagation Delay to a Logical "0" from	$\overline{T} = 0.4V, \ \overline{R} = 2.4V \ (Figure A)$ $R_1 = 100\Omega, \ R_2 = 1k, \ C_1 = 300pF$	18	23	ns
tPDHLB	A Port to B Port	$R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$	11	18	ns
•	Propagation Delay to a Logical "1" from	$\overline{T} = 0.4V$, $\overline{R} = 2.4V$ (Figure A) $R_1 = 100\Omega$, $R_2 = 1k$, $C_1 = 300pF$	16	23	ns
tPDLH8	A Port to B Port	$R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$	11	18	ns
t _{PLZB}	Propagation Delay from a Logical "0" to 3-State from T to B Port	A_0 to $A_7 = 0.4V$, $\overline{R} = 2.4V$ (Figure B) $S_3 = 1$, $R_5 = 1k$, $C_4 = 15pF$	13	18	ns
^t PHZB	Propagation Delay from a Logical "1" to 3-State from 1 to B Port	A_0 to $A_7 = 2.4V$, $\widehat{R} = 2.4V$ (Figure B) $S_3 = 0$, $R_5 = 1k$, $C_4 = 15pF$	8	15	ns
	Propagation Delay from 3-State to a Logical "0"	A ₀ to A ₇ = 0.4V, \overline{R} = 2.4V (Figure B) S ₃ = 1, R ₅ = 100 Ω , C ₄ = 300pF	25	35	ns
tPZLB	from T to B Port	$S_3 = 1$, $R_5 = 667\Omega$, $C_1 = 45pF$	17	25	ns
	Propagation Delay from 3-State to a Logical "1"	A ₀ to A ₇ = 2.4V, \overline{R} = 2.4V (Figure 8) S ₃ = 0, R ₅ = 1k, C ₄ = 300pF	24	35	ns
tpzHB	from T to B Port	S ₃ = 0, R ₅ = 5k, C ₁ = 45pF	17	25	ns

$\textbf{SWITCHING CHARACTERISTICS} \ \ \text{over operating range unless otherwise specified} \\ \textbf{Am2949}$

			COMMERCIAL Am2949	MILITARY Am2949	i
Parameter	Description	Test Conditions	Max	Max	Units
,	A I	PORT DATA/MODE SPECIFICATION	IS		
[†] PDHLA	Propagation Delay to a Logical "0" from B Port to A Port	T = 2.4V, $R = 0.4V$ (Figure A) $R_1 = 1k$, $R_2 = 5k$, $C_1 = 30pF$	24	21	ns
t _{PDLHA}	Propagation Delay to a Logical "1" from B Port to A Port	$\overline{T} = 2.4V$, $\overline{R} = 0.4V$ (Figure A) R ₁ = 1k, R ₂ = 5k, C ₁ = 30pF	24	21	ns
^t PLZA	Propagation Delay from a Logical "0" to 3-State from R to A Port	B ₀ to B ₇ = 0.4V, T = 2.4V (Figure B) S ₃ = 1, R ₅ = 1k, C ₄ = 15pF	21	18	ns
t _{PHZA}	Propagation Delay from a Logical "1" to 3-State from R to A Port	B_0 to $B_7 = 2.4V$, $\overline{T} = 2.4V$ (Figure B) $S_3 = 0$, $R_5 = 1k$, $C_4 = 15pF$	21	18	ns
^t PZLA	Propagation Delay from 3-State to a Logical "0" from R to A Port	B_0 to $B_7 = 0.4V$, $\overline{T} = 2.4V$ (Figure B) $S_3 = 1$, $R_5 = 1k$, $C_4 = 30pF$	35	30	ns
^t PZHA	Propagation Delay from 3-State to a Logical "1" from R to A Port	B_0 to $B_7 = 2.4V$, $\overline{T} = 2.4V$ (Figure B) $S_3 = 0$, $R_5 = 5k$, $C_4 = 30pF$	35	30	ns
	ВЛ	PORT DATA/MODE SPECIFICATION	IS		
•	Propagation Delay to a Logical	$\overline{T} = 0.4V, \ \overline{R} = 2.4V \ (Figure A)$ $R_1 = 100\Omega, \ R_2 = 1k, \ C_1 = 300pF$	34	28	ns
[†] PDHLB	"0" from A Port to B Port	$R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$	25	22	ns
[†] PDLHB	Propagation Delay to a Logical	$\bar{T} = 0.4V, \ \bar{R} = 2.4V \ (Figure A)$ $R_1 = 100\Omega, \ R_2 = 1k, \ C_1 = 300pF$	34	28	ns
1 00.10	"1" from A Port to B Port	$R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$	25	22	ns
t _{PLZB}	Propagation Delay from a Logical "0" to 3-State from T to B Port	A ₀ to A ₇ = 0.4V, \overline{R} = 2.4V (Figure B) S ₃ = 1, R ₅ = 1k, C ₄ = 15pF	26	23	ns
[‡] PHZB	Propagation Delay from a Logical "1" to 3-State from T to B Port	A ₀ to A ₇ = 2.4V, \overline{R} = 2.4V (Figure B) S ₃ = 0, R ₅ = 1k, C ₄ = 15pF	21	18	ns
\$PZLB	Propagation Delay from 3-State to	A ₀ to A ₇ = 0.4V, \overline{R} = 0.4V (Figure B) S ₃ = 1, R ₅ = 100 Ω , C ₄ = 300pF	43	38	ns
	a Logical ''0'' from T to B Port	$S_3 = 1$, $R_5 = 667\Omega$, $C_4 = 45pF$	33	28	ns
₹PZHB	Propagation Delay from 3-State to	A ₀ to A ₇ = 2.4V, \hat{R} = 2.4V (Figure B) S ₃ = 0, R ₅ = 1k, C ₄ = 300pF	43	38	ns
	a Logical "1" from T to B Port	S ₃ = 0, R ₅ = 5k, C ₄ = 45pF	33	28	ns