

# P54/74FCT833AT/BT/CT—P54/74FCT834AT/BT/CT P54/74FCT853AT/BT/CT—P54/74FCT854AT/BT/CT FAST CMOS PARITY BUS TRANSCEIVER

## ★ FEATURES

- Function, Pinout and Drive Compatible with the FCT, F and AM29833/853 Logic
- FCT-C speed at 5.3ns max. (Com'I)  
FCT-B speed at 7.0ns max. (Com'I)
- Reduced  $V_{OH}$  (typically = 3.3V) versions of Equivalent and FCT functions
- Edge-rate Control Circuitry for Significantly Improved Noise Characteristics
- ESD protection exceeds 2000V
- Power-off disable feature
- Matched Rise and Fall times
- Fully Compatible with TTL Input and Output Logic Levels
- 64 mA Sink Current (Com'I), 32 mA (Mil)  
15 mA Source Current (Com'I), 12 mA (Mil)
- Manufactured in 0.7 micron PACE Technology™

## ★ DESCRIPTION

The 'FCT833T, 'FCT834T, 'FCT853T and 'FCT854T are high-performance bus transceivers designed for two-way communications. They contain an 8-bit data path from the R (port) to the T (port), an 8-bit data path from the T (port) to the R (port), and a 9-bit parity checker/generator. In the 'FCT833T and 'FCT834T, the error flag is clocked and stored in a register which is read at the open-drain ERR output. The CLR input is used to clear the error flag register. In the 'FCT853T and 'FCT854T, a latch replaces this register, and the EN and CLR controls are used to pass, store, sample or clear the error flag output. When both output enables are disabled, parity logic defaults to the transmit mode, so that the ERR pin reflects the parity of the R port. The output enable  $\overline{OE}_T$  and  $\overline{OE}_R$  are used to force the port outputs to the high impedance state so that the device can drive bus lines directly. In addition,  $\overline{OE}_T$  and  $\overline{OE}_R$  can be used to force a parity error by enabling


both lines simultaneously. This transmission of inverting parity gives the designer more system diagnostic capability. The 'FCT833T and 'FCT834T are non-inverting, while the 'FCT853T and 'FCT854T present inverted data at the outputs.

The 'FCT833T, 'FCT834T, 'FCT853T and 'FCT854T are manufactured using PACE Technology™ which is Performance Advanced CMOS Engineered to use 0.7 micron effective channel lengths resulting in 400 picoseconds loaded\* internal gate delays. PACE Technology includes two-level metal and epitaxial substrates. In addition to very high performance and very high density, the technology features latch-up protection and single event upset protection, and is supported by a Class 1 environment volume production facility.


\* For a fan-in/fan-out of 4 at 85°C junction temperature and 5.0 V supply. For a fan-in/fan-out of 1, the internal gate delay is 200 picoseconds at room temperature.

7

## ★ FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATIONS





## PIN DESCRIPTION

Pin No.	Name	I/O	Description
1	$\overline{OE}_R$	I	RECEIVE enable input.
2–9	$R_i$	I/O	8-bit RECEIVE data output.
10	$\overline{ERR}$	O	Output from fault registers. Registers detection of odd parity fault on using clock edge (CLK). A registered $\overline{ERR}$ output remains low until cleared. Open drain output, requires pull up resistor.
11	$\overline{CLR}$	O	Clears the fault register output.
16–23	$T_i$	I/O	8-bit TRANSMIT data output.
15	PARITY	I/O	1-bit PARITY output.
14	$\overline{OE}_T$	I	TRANSMIT enable input.
13 for 'FCT833T 'FCT834T	CLK	I	External clock pulse input for fault register flag.
13 for 'FCT853T 'FCT854T	$\overline{EN}$	I	Latch enable for the Error Flag latch.

1722 Tbl 01

**FUNCTION TABLE — 'FCT833T (NONINVERTING)**

Inputs						Outputs				Function
$\overline{OE}_T$	$\overline{OE}_R$	$\overline{CLR}$	CLK	$R_i$ ( $\Sigma$ of H'S)	$T_i$ Incl PARITY ( $\Sigma$ of H'S)	$R_i$	$T_i$	PARITY	$\overline{ERR}^{(1)}$	
L	H	-	-	H (Odd)	NA	NA	H	L	NA	Transmit data from R Port to T Port with parity; receiving path is disabled.
L	H	-	-	H (Even)	NA	NA	H	H	NA	
L	H	-	-	L (Odd)	NA	NA	L	L	NA	
L	H	-	-	L (Even)	NA	NA	L	H	NA	
H	L	H	$\uparrow$	NA	H (Odd)	H	NA	NA	H	Receive data from T Port to R Port with parity test resulting in flag; transmitting path is disabled.
H	L	H	$\uparrow$	NA	H (Even)	H	NA	NA	L	
H	L	H	$\uparrow$	NA	L (Odd)	L	NA	NA	H	
H	L	H	$\uparrow$	NA	L (Even)	L	NA	NA	L	
-	-	L	-	-	-	-	NA	NA	H	Clear the state of error flag register.
H	H	H	-	-	-	Z	Z	Z	NC	Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
H	H	L	-	-	-	Z	Z	Z	H	
H	H	H	$\uparrow$	L (Odd)	-	Z	Z	Z	H	
H	H	H	$\uparrow$	H (Even)	-	Z	Z	Z	L	
L	L	-	-	H (Odd)	NA	NA	H	H	NA	Forced-error checking.
L	L	-	-	H (Even)	NA	NA	H	L	NA	
L	L	-	-	L (Odd)	NA	NA	L	H	NA	
L	L	-	-	L (Even)	NA	NA	L	L	NA	

1722 Tbl 02

**FUNCTION TABLE — 'FCT834T (INVERTING<sup>2</sup>)**

Inputs						Outputs				Function
$\overline{OE}_T$	$\overline{OE}_R$	$\overline{CLR}$	CLK	$R_i$ ( $\Sigma$ of H'S)	$T_i$ Incl PARITY ( $\Sigma$ of H'S)	$R_i$	$T_i$	PARITY	$\overline{ERR}^{(1)}$	
L	H	-	-	H (Odd)	NA	NA	L	H	NA	Transmit data from R Port to T Port with parity; receiving path is disabled.
L	H	-	-	H (Even)	NA	NA	L	L	NA	
L	H	-	-	L (Odd)	NA	NA	H	H	NA	
L	H	-	-	L (Even)	NA	NA	H	L	NA	
H	L	H	$\uparrow$	NA	H (Odd)	L	NA	NA	H	Receive data from T Port to R Port with parity test resulting in flag; transmitting path is disabled.
H	L	H	$\uparrow$	NA	H (Even)	L	NA	NA	L	
H	L	H	$\uparrow$	NA	L (Odd)	H	NA	NA	H	
H	L	H	$\uparrow$	NA	L (Even)	H	NA	NA	L	
-	-	L	-	-	-	-	-	-	H	Clear the state of error flag register.
H	H	H	-	-	-	Z	Z	Z	NC	Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
H	H	L	-	-	-	Z	Z	Z	H	
H	H	H	$\uparrow$	L (Odd)	-	Z	Z	Z	L	
H	H	H	$\uparrow$	L (Even)	-	Z	Z	Z	H	
L	L	-	-	H (Odd)	NA	NA	L	L	NA	Forced-error checking.
L	L	-	-	H (Even)	NA	NA	L	H	NA	
L	L	-	-	L (Odd)	NA	NA	H	L	NA	
L	L	-	-	L (Even)	NA	NA	H	H	NA	

1722 Tbl 03

H = High  
L = Low  
NC = No Change

Z = High Impedance  
NA = Not Applicable  
- = Don't care or irrelevant

Odd = Odd number of logic one's  
Even = Even number of logic one's  
i = 0, 1, 2, 3, 4, 5, 6, 7  
 $\uparrow$  = Low to High transition of clock

**Notes:**

- Output state assumes HIGH output pre-state.
- For the negative logic levels on the B Port, an "H" represents a logic "0" while an "L" represents a logic "1."



★ **FUNCTION TABLE — 'FCT853T (NONINVERTING)**

Inputs						Outputs				Function
$\overline{OE}_T$	$\overline{OE}_R$	$\overline{CLR}$	CLK	$R_i$ ( $\Sigma$ of H'S)	$T_i$ Incl PARITY ( $\Sigma$ of H'S)	$R_i$	$T_i$	PARITY	$\overline{ERR}^{(1)}$	
L	H	—	—	H (Odd)	NA	NA	H	L	NA	Transmit data from R Port to T Port with parity; receiving path is disabled.
L	H	—	—	H (Even)	NA	NA	H	H	NA	
L	H	—	—	L (Odd)	NA	NA	L	L	NA	
L	H	—	—	L (Even)	NA	NA	L	H	NA	
H	L	L	L	NA	H (Odd)	H	NA	NA	H	Receive data from T Port to R Port with parity test resulting in flag; transmitting path is disabled.
H	L	L	L	NA	H (Even)	H	NA	NA	L	
H	L	L	L	NA	L (Odd)	L	NA	NA	H	
H	L	L	L	NA	L (Even)	L	NA	NA	L	
H	L	H	L	NA	H (Odd)	H	NA	NA	H	Receive data from T Port to R Port, pass the error test resulting in error flag; transmitting path is disabled.
H	L	H	L	NA	H (Even)	H	NA	NA	L	
H	L	H	L	NA	L (Odd)	L	NA	NA	H	
H	L	H	L	NA	H (Even)	L	NA	NA	L	
H	L	H	H	NA	—	—	NA	NA	$\overline{ERR}_{n-1}$	Store the state of error flag register.
—	—	L	H	—	—	—	NA	NA	H	Clear the state of error flag register.
H	H	H	H	—	—	Z	Z	Z	NC	Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
H	H	L	H	—	—	Z	Z	Z	H	
H	H	—	L	L (Odd)	—	Z	Z	Z	H	
H	H	—	L	H (Even)	—	Z	Z	Z	L	
L	L	—	—	H (Odd)	NA	NA	H	H	NA	Forced-error checking.
L	L	—	—	H (Even)	NA	NA	H	L	NA	
L	L	—	—	L (Odd)	NA	NA	L	H	NA	
L	L	—	—	L (Even)	NA	NA	L	L	NA	

1722 Tbl 04

- |                              |  |                                   |
|------------------------------|--|-----------------------------------|
| H = High                     | Z = High Impedance                                     | Odd = Odd number of logic one's   |
| L = Low                      | NA = Not Applicable                                    | Even = Even number of logic one's |
| NC = No Change               | $\overline{ERR}_{n-1}$ = Pre-state of $\overline{ERR}$ | i = 0, 1, 2, 3, 4, 5, 6, 7        |
| — = Don't care or irrelevant | ┐ = Low to High transition of clock                    |                                   |

**Note:**

1. Output state assumes HIGH output pre-state.

**FUNCTION TABLE — 'FCT854T (INVERTING<sup>2</sup>)**

Inputs						Outputs				Function
$\overline{OE}_T$	$\overline{OE}_R$	$\overline{CLR}$	CLK	R <sub>i</sub> ( $\Sigma$ of H'S)	T <sub>i</sub> Incl PARITY ( $\Sigma$ of H'S)	R <sub>i</sub>	T <sub>i</sub>	PARITY	$\overline{ERR}^{(1)}$	
L	H	—	—	H (Odd)	NA	NA	L	H	NA	Transmit data from R Port to T Port with parity; receiving path is disabled.
L	H	—	—	H (Even)	NA	NA	L	L	NA	
L	H	—	—	L (Odd)	NA	NA	H	H	NA	
L	H	—	—	L (Even)	NA	NA	H	L	NA	
H	L	L	L	NA	H (Odd)	L	NA	NA	H	Receive data from T Port to R Port with parity test resulting in flag; transmitting path is disabled.
H	L	L	L	NA	H (Even)	L	NA	NA	L	
H	L	L	L	NA	L (Odd)	H	NA	NA	H	
H	L	L	L	NA	L (Even)	H	NA	NA	L	
H	L	H	L	NA	H (Odd)	L	NA	NA	H	Receive data from T Port to R Port, pass the error test resulting in error flag; transmitting path is disabled.
H	L	H	L	NA	H (Even)	L	NA	NA	L	
H	L	H	L	NA	L (Odd)	H	NA	NA	H	
H	L	H	L	NA	L (Even)	H	NA	NA	L	
H	L	H	H	NA	—	—	NA	NA	$\overline{ERR}_{n-1}$	Store the state of error flag register.
—	—	L	H	—	—	—	NA	NA	H	Clear the state of error flag register.
H	H	H	H	—	—	Z	Z	Z	NC	Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
H	H	L	H	—	—	Z	Z	Z	H	
H	H	—	L	L (Odd)	—	Z	Z	Z	L	
H	H	—	L	L (Even)	—	Z	Z	Z	H	
L	L	—	—	H (Odd)	NA	NA	L	L	NA	Forced-error checking.
L	L	—	—	H (Even)	NA	NA	L	H	NA	
L	L	—	—	L (Odd)	NA	NA	H	L	NA	
L	L	—	—	L (Even)	NA	NA	H	H	NA	

1722 Tbl 05



- |                              |  |                                   |
|------------------------------|--|-----------------------------------|
| H = High                     | Z = High Impedance                                     | Odd = Odd number of logic one's   |
| L = Low                      | NA = Not Applicable                                    | Even = Even number of logic one's |
| NC = No Change               | $\overline{ERR}_{n-1}$ = Pre-state of $\overline{ERR}$ | i = 0, 1, 2, 3, 4, 5, 6, 7        |
| — = Don't care or irrelevant | ┐ = Low to High transition of clock                    |                                   |

**Notes:**

- Output state assumes HIGH output pre-state.
- For the negative logic levels on the B Port, an "H" represents a logic "0" while an "L" represents a logic "1."

## ABSOLUTE MAXIMUM RATINGS<sup>1,2</sup>

Symbol	Parameter	Value	Unit
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>A</sub>	Ambient Temperature Under Bias	-65 to +135	°C
V <sub>CC</sub>	V <sub>CC</sub> Potential to Ground	-0.5 to +7.0	V
P <sub>T</sub>	Power Dissipation	0.5	W

**Notes:**

1722 Tbl 06

- Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

## RECOMMENDED OPERATING CONDITIONS

Free Air Ambient Temperature	Min	Max
Military	-55°C	+125°C
Commercial	0°C	+70°C

1722 Tbl 08

Symbol	Parameter	Value	Unit
I <sub>OUTPUT</sub>	Current Applied to Output	120	mA
V <sub>IN</sub>	Input Voltage	-0.5 to +7.0	V
V <sub>OUT</sub>	Voltage Applied to Output	-0.5 to +7.0	V

1722 Tbl 07

- Unused inputs must always be connected to an appropriate logic voltage level, preferably either V<sub>CC</sub> or ground.

Supply Voltage (V <sub>CC</sub> )	Min	Max
Military	+4.5V	+5.5V
Commercial	+4.75V	+5.25V

1722 Tbl 09

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

Symbol	Parameter	Min	Typ <sup>1</sup>	Max	Units	V <sub>CC</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		
V <sub>IL</sub>	Input LOW Voltage			0.8	V		
V <sub>H</sub>	Hysteresis <sup>3</sup>		0.2		V		All inputs
V <sub>IK</sub>	Input Clamp Diode Voltage		-0.7	-1.2	V	MIN	I <sub>IN</sub> = -18mA
V <sub>OH</sub>	Output HIGH Voltage	Military	2.4	3.3	V	MIN	I <sub>OH</sub> = -15mA
		Commercial	2.4	3.3	V	MIN	I <sub>OH</sub> = -24mA
V <sub>OL</sub>	Output LOW Voltage	Military		0.3	V	MIN	I <sub>OL</sub> = 32mA
		Commercial		0.3	V	MIN	I <sub>OL</sub> = 48mA
		Commercial		0.3	V	MIN	I <sub>OL</sub> = 64mA
I <sub>I</sub>	Input HIGH Current			20	μA	MAX	V <sub>IN</sub> = V <sub>CC</sub>
I <sub>IH</sub>	Input HIGH Current (Except I/O Pins)			5	μA	MAX	V <sub>IN</sub> = 2.7V
I <sub>IL</sub>	Input LOW Current (Except I/O Pins)			-5	μA	MAX	V <sub>IN</sub> = 0.5V
I <sub>IH</sub>	Input HIGH Current (I/O Pins only)			15	μA	MAX	V <sub>OUT</sub> = 2.7V
I <sub>IL</sub>	Input LOW Current (I/O Pins only)			15	μA	MAX	V <sub>OUT</sub> = 0.5V
I <sub>OS</sub>	Output Short Circuit Current <sup>2</sup>	-60	-120	-225	mA	MAX	V <sub>OUT</sub> = 0.0V
I <sub>OFF</sub>	Power-off Disable			100	μA	0V	V <sub>OUT</sub> = 4.5V
C <sub>IN</sub>	Input Capacitance <sup>3</sup>		5	10	pF	MAX	All inputs
C <sub>I/O</sub>	I/O Capacitance <sup>3</sup>		9	12	pF	MAX	All outputs
I <sub>CC</sub>	Quiescent Power Supply Current		0.2	1.5	mA	MAX	V <sub>IN</sub> ≤ 0.2V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V

1722 Tbl 10

**Notes:**

- Typical limits are at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = +25°C ambient.
- Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect

operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

- This parameter is guaranteed but not tested.

**DC CHARACTERISTICS** (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ <sup>1</sup>	Max	Units	Conditions
$\Delta I_{CC}$	Quiescent Power Supply Current (TTL inputs)	0.5	2.0	mA	$V_{CC} = \text{MAX}$ , $V_{IN} = 3.4V^2$ , $f_1 = 0$ , Outputs Open
$I_{CCD}$	Dynamic Power Supply Current <sup>3</sup>	0.15	0.25	mA/ mHz	$V_{CC} = \text{MAX}$ , One Input Toggling, 50% Duty Cycle, Outputs Open, $\overline{OE}_T = \text{GND}$ , $\overline{OE}_R = \text{GND}$ , $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$ .
$I_C$	Total Power Supply Current <sup>5</sup>	1.4	3.4	mA	$V_{CC} = \text{MAX}$ , 50% Duty Cycle, Outputs Open, One Bit Toggling, $f_0 = 10\text{MHz}$ , $\overline{OE}_T = \text{GND}$ , $\overline{OE}_R = V_{CC}$ , $f_1 = 2.5\text{MHz}$ , $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
		1.9	5.4	mA	$V_{CC} = \text{MAX}$ 50% Duty Cycle, Outputs Open, One Bit Toggling, $f_0 = 10\text{MHz}$ , $\overline{OE}_T = \text{GND}$ , $\overline{OE}_R = V_{CC}$ , $f_1 = 2.5\text{MHz}$ , $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$
		4.0	7.8 <sup>4</sup>	mA	$V_{CC} = \text{MAX}$ 50% Duty Cycle, Outputs Open, Eight Bits Toggling, $f_0 = 10\text{MHz}$ , $\overline{OE}_T = \text{GND}$ , $\overline{OE}_R = V_{CC}$ , $f_1 = 2.5\text{MHz}$ , $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$ $V_{CC} = \text{MAX}$
		6.2	16.8 <sup>4</sup>	mA	50% Duty Cycle, Outputs Open, Eight Bits Toggling, $f_0 = 10\text{MHz}$ , $\overline{OE}_T = \text{GND}$ , $\overline{OE}_R = V_{CC}$ , $f_1 = 2.5\text{MHz}$ , $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$



**Notes:**

- Typical values are at  $V_{CC} = 5.0V$ ,  $+25^\circ\text{C}$  ambient and maximum loading.
- Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.
- $$I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$$

$$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_0/2 + f_1 N_I)$$

$$I_{CC} = \text{Quiescent Current with CMOS input levels}$$

- $\Delta I_{CC}$  = Power Supply Current for a TTL High Input ( $V_{IN} = 3.4V$ )
  - $D_H$  = Duty Cycle for TTL inputs High
  - $N_T$  = Number of TTL inputs at  $D_H$
  - $I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
  - $f_0$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)
  - $f_1$  = Input Frequency
  - $N_I$  = Number of Inputs at  $f_1$
- All currents are in milliamps and all frequencies are in megahertz.

1722 Tbl 11



### AC CHARACTERISTICS

Sym.	Parameter	Test Conditions	'FCT833AT/853AT 'FCT834AT/854AT				'FCT833BT/853BT 'FCT834BT/854BT				'FCT833CT/853CT 'FCT834CT/854CT				Units	Fig. No.
			MIL		COM'L		MIL		COM'L		MIL		COM'L			
			Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.		
$t_{PLH}$ $t_{PHL}$	Propagation Delay $R_i$ to $T_i$ , $T_i$ to $R_i$	$C_L = 50pF$	-	14.0	-	10.0	-	10.0	-	7.0	-	7.0	-	5.3	ns	1,5
$t_{PLH}$ $t_{PHL}$	Propagation Delay $R_i$ to $T_i$ , $T_i$ to $R_i$	$C_L = 300pF^2$	-	21.5	-	17.5	-	17.5	-	14.5	-	15.0	-	13.0	ns	1,5
$t_{PLH}$ $t_{PHL}$	Propagation Delay $R_i$ to PARITY	$C_L = 50pF$	-	20.0	-	15.0	-	14.0	-	10.5	-	10.9	-	8.9	ns	1,5
$t_{PLH}$ $t_{PHL}$	Propagation Delay $R_i$ to PARITY	$C_L = 300pF^2$	-	27.5	-	22.5	-	21.5	-	18.0	-	18.5	-	16.5	ns	1,5
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{OE}_R$ to PARITY	$C_L = 50pF$	-	20.0	-	15.0	-	14.0	-	10.5	-	10.9	-	8.9	ns	1,5
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{OE}_R$ to PARITY	$C_L = 300pF^2$	-	27.5	-	22.5	-	21.5	-	18.0	-	18.0	-	16.5	ns	1,5
$t_{PHL}$	Propagation Delay CLK <sup>3</sup> to $\overline{ERR}$	$C_L = 50pF$	-	16.0	-	12.0	-	11.0	-	8.5	-	9.2	-	7.2	ns	1,5
$t_{PLH}$	Propagation Delay CLR to $\overline{ERR}$	$C_L = 50pF$	-	20.0	-	16.0	-	18.0	-	15.0	-	14.8	-	12.8	ns	1,5
$t_{PZH}$ $t_{PZL}$	Output Enable Time $\overline{OE}_R$ , $\overline{OE}_T$ to $R_i$ , $T_i$	$C_L = 50pF$	-	16.0	-	12.0	-	11.0	-	8.5	-	9.2	-	7.2	ns	1,7,8
$t_{PZH}$ $t_{PZL}$	Output Enable Time $\overline{OE}_R$ , $\overline{OE}_T$ to $R_i$ , $T_i$	$C_L = 300pF^2$	-	23.5	-	19.5	-	18.5	-	16.0	-	16.5	-	14.5	ns	1,7,8
$t_{PZH}$ $t_{PZL}$	Output Disable Time $\overline{OE}_R$ , $\overline{OE}_T$ to $R_i$ , $T_i$	$C_L = 50pF$	-	16.0	-	12.0	-	11.0	-	8.5	-	9.4	-	7.4	ns	1,7,8
$t_{PZH}$ $t_{PZL}$	Output Disable Time $\overline{OE}_R$ , $\overline{OE}_T$ to $R_i$ , $T_i$	$C_L = 5pF^2$	-	14.7	-	10.7	-	9.8	-	7.2	-	8.2	-	6.2	ns	1,7,8

1722 Tbl 12

### AC OPERATING REQUIREMENTS

Sym.	Parameter	Test Conditions	'FCT833AT/853AT 'FCT834AT/854AT				'FCT833BT/853BT 'FCT834BT/854BT				'FCT833CT/853CT 'FCT834CT/854CT				Units	Fig. No.
			MIL		COM'L		MIL		COM'L		MIL		COM'L			
			Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.		
$t_{SU}$	$T_i$ PARITY to CLK <sup>3</sup> Set-up Time	$C_L = 50pF$	16.0	-	12.0	-	11.0	-	8.5	-	9.0	-	7.3	-	ns	4
$t_{SU}$	Clear Recovery Time CLR to CLK <sup>3</sup>		20.0	-	15.0	-	14.0	-	10.5	-	12.0	-	8.9	-	ns	4
$t_H$	$T_i$ PARITY to CLK <sup>3</sup> Hold Time		0	-	0	-	0	-	0	-	0	-	0	-	ns	4
$t_{W(H)}$ $t_{W(L)}$	Clock Pulse Width <sup>4</sup> HIGH or LOW		9.5	-	7.0	-	7.0	-	5.5	-	6.0	-	5.0	-	ns	5
$t_{W(L)}$	Clear Pulse Width LOW		9.5	-	7.0	-	7.0	-	5.5	-	6.0	-	5.0	-	ns	5

1722 Tbl 13

**Notes:**

1. Minimum limits are guaranteed but not tested on Propagation Delays.
2. These parameters are guaranteed but not tested.
3.  $\overline{EN}$  for 'FCT853AT/BT/CT.
4. Latch Enable Width Low for 'FCT853AT/BT/CT.



## ERROR FLAG OUTPUT TRUTH TABLES

'FCT853T/'FCT834T

Inputs		Internal To Device	Outputs Pre-State	Output	Function
EN	CLR	Point "P"	ERR <sub>n-1</sub>	ERR	
L	L	L	—	L	Pass
L	L	H	—	H	
L	H	L	—	L	Sample (1's Capture)
L	H	—	L	L	
L	H	H	H	H	
H	L	—	—	H	Clear
H	H	—	L	L	Store
H	H	—	H	H	

1722 Tbl 11

$\overline{OE}_T$  is HIGH and  $\overline{OE}_R$  is LOW.

'FCT833T/'FCT834T

Inputs		Internal To Device	Outputs Pre-State	Output	Function
CLR	CLK	Point "P"	ERR <sub>n-1</sub>	ERR	
H	$\lceil$	H	H	H	Sample (1's Capture)
H	$\lceil$	—	L	L	
H	$\lceil$	L	—	L	
L	—	—	—	H	Clear

1722 Tbl 12

**Notes:**

- $\overline{OE}_T$  is HIGH and  $\overline{OE}_R$  is LOW.
- H = High  
L = Low  
— = Don't care or irrelevant  
 $\lceil$  = Low to High transition of clock

## ORDERING INFORMATION

PxxFCT	xxxx	x	x		
Temp. Class	Device type	Package	Processing		
				Blank	Commercial
				M	Military Temperature
				B	MIL-STD-883, Class B
				P	Plastic DIP
				D	CERDIP
				SO	Small Outline IC
				L	Leadless Chip Carrier
				833AT	Non-inverting Parity Bus Transceiver (Register)
				853AT	Non-inverting Parity Bus Transceiver (Latch)
				834AT	Inverting Parity Bus Transceiver (Register)
				854AT	Inverting Parity Bus Transceiver (Latch)
				833BT	Fast non-inverting Parity Bus Transceiver (Register)
				853BT	Fast non-inverting Parity Bus Transceiver (Latch)
				834BT	Fast inverting Parity Bus Transceiver (Register)
				854BT	Fast inverting Parity Bus Transceiver (Latch)
				833CT	Ultra fast non-inverting Parity Bus Transceiver (Register)
				853CT	Ultra fast non-inverting Parity Bus Transceiver (Latch)
				834CT	Ultra fast inverting Parity Bus Transceiver (Register)
				854CT	Ultra fast inverting Parity Bus Transceiver (Latch)
				74	Commercial
				54	Military

1722 03



