16Kx4Bit (With OE) High Speed CMOS Static RAM

FFATURES

- Fast Access Time 12, 15, 20,25 ns(Max.)
- · Low Power Dissipation

Standby (TTL): 35 mA(Max.)

(CMOS): 1 mA(Max.)

Operating KM6466B-12: 140 mA(Max.)

KM6466B-15 : 130 mA(Max.) KM6466B-20 : 120 mA(Max.)

KM6466B-25: 110 mA(Max.)

- Single 5V±10% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation

-No Clock or Refresh required

- Three State Outputs
- · Standard Pin Configuration

KM6466BP: 24-DIP-300 KM6466BJ: 24-SOJ-300

GENERAL DESCRIPTION

The KM6466B is a 65,536-bit high-speed Static Random Access Memory organized as 16,384 words by 4 bits

The KM6466B uses four common input and output lines and has an output enable pin which operates faster than address access time at read cycle.


The device is fabricated using Samsung's advanced CMOS process and designed for high-speed system applications.

It is particularly well suited for use in high-density highspeed system applications.

The KM6466B is packaged in a 300 mil 24-pin plastic DIP or SOJ.

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION(TOP VIEW)



		_
A0 1	0	24 VCC
A1 2		23 A13
A2 3		22 A12
A3 4		21 A11
A4 5		20 A10
A5 6	DIP/SOJ	19 A9
A6 7		18 N. C.
A7 8		17 1/04
A8 9		16 1/03
CS 10		15 1/02
ÖE 11		14 1/01
VSS 12		13 WE
		_

Pin Name	Pin Function
Ao-A13	Address Inputs
WE	Write Enable
CS	Chip Select
I/O1~I/O4	Data Inputs/Outputs
Vcc	Power(+5V)
Vss	Ground
N. C.	No Connection

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	VIN,OUT	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation	PD	1.0	W
Storage Temperature	Tstg	-55 to 125	°C
Operating Temperature	TA	0 to 70	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (TA=0 to 70 °C)

Item	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	٧
Input High Voltage	ViH	2.2	-	Vcc+0.5	٧
Input Low Voltage	ViL	-0.5*	-	0.8	٧

^{*} ViL(Min.)= -3.0V for ≤20 ns pulse

DC AND OPERATING CHARACTERISTICS

(TA=0 to 70 °C, Vcc=5V±10%, unless otherwise specified)

Item	Symbol	Test Condition	-	Min.	Тур*	Мах.	Unit
Input Leakage Current	lu	Vin=Vss to Vcc	-1	<u> </u>	1	μА	
Output Leakage Current	ILO	CS=VIH or WE=VIL,		-1	-	1	μА
		Vout=Vss to Vcc, Vcc=Max					
Average Operating Current	lcc	Min. Cycle, 100% Duty	12 ns	-	110	140	mA
		CS=VIL, IOUT=0 mA	15 ns	-	95	130	
	Ì		20 ns	•	85	120	
			25 ns		75	110	
Standby Power Supply Current	Isa	CS=VIH			15	35	mA
	ISB1	CS≥Vcc-0.2V		-	-	1	mA
		Vin ≥ Vcc-0.2V or Vin≤0.2V					
Output Low Voltage	Vol	IoL=8 mA	_	_	0.4	V	
Output High Voltage	Voн	Iон=-4 mA		2.4	-	-	٧

^{*} Typ; Vcc=5V, Ta=25°C

CAPACITANCE *(f=1MHz, TA=25 °C)

item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	Cin	Vin=0V	•	7	pF
Input/Output Capacitance	Ci/o	Vi/o=0V	-	7	pF

^{*} Note: Capacitance is sampled and not 100% tested.




AC CHARACTERISTICS

TEST CONDITIONS

(TA=0 to 70 °C,Vcc=5V±10%,unless otherwise specified.)

Parameter	Value			
Input Pulse Level	0 to 3 V			
Input Rise and Fall Time	. 3 ns			
Input and Output Timing	1.5V			
Reference Levels				
Output Load	See below			



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM6466BP-12 KM6466BJ-12		KM6466BP-15 KM6466BJ-15		KM6466BP-20 KM6466BJ-20		KM6466BP-25 KM6466BJ-25		Unit
		Min.	Мах.	Min.	Max.	Min.	. Max.	Min.	Max.	
Read Cycle Time	trc	12	-	15	-	20	•	25	-	ns
Address Access Time	taa	-	12	- 1	15	-	20	-	25	ns
Chip Select to Output	tco	-	12	-	15	-	20		25	ns
Output Enable to Valid Output	toe	-	7		8	-	9	-	10	ns
Chip Select to Low-Z Output	tLZ	3	-	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLz	0	-	0	-	. 0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	7	0	8	0	9	. 0	10	ns
Output Disable to High-Z Output	tonz	0	6	0	7	0	8	0	9	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	3		ns
Chip Select to Power Up Time	tpu	0		0		0		0_		ns
Chip Deselect Power Down Time	tPD	-	12		15_		20	-	25	ns


WRITE CYCLE

Parameter	Symbol	KM6466BP-12 KM6466BJ-12		KM6466BP-15 KM6466BJ-15		KM6466BP-20 KM6466BJ-20		KM6466BP-25 KM6466BJ-25		Unit
•		Min.	Max.	Min.	Max.	Min.	Мах.	Min.	Мах.	
Write Cycle Time	twc	12	-	15		20	-	25	-	nş
Chip Select to End of Write	tcw	10	-	12	-	13	-	. 15	-	nş
Address Set-up Time	tas	0	-	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	10	-	12	-	13		15	-	ns
Write Pulse Width(OE High)	twp	10	-	12	-	13	•	15	-	ns
Write Recovery Time	twn	0	-	0	-	0		0	-	пѕ
Write to Output High-Z	twnz	0	7	0	8	0	9	0	10	ns
Data to Write Time Overlap	tow	8	-	9	-	10	-	10	-	ns
Data Hold from Write Time	ton	0	-	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	0	-	0	-	0	-	0	-	ns


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=VIL, WE=VIH)




TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)



NOTES (READ CYCLE)


- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tнz and tонz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Voн or VoL levels.
- At any given temperature and voltage condition, tHz(max.) is less than tLz(min.) both for a given device and from device to device.
- Transition is measured ±200 mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with CS =VIL
- 7. Address valid prior to coincident with CS transition low.
- For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)





TIMING WAVEFORM OF WRITE CYCLE(2) (OE Low Fixed)



NOTES (WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low CS and a low WE. A write begins at the latest transition among CS going low and WE going low: A write ends at the earliest transition among CS going high and WE going high. two is measured from the beginning of write to the end of write.
- 3. tow is measured from the later of CS going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- twn is measured from the end of write to the address change, twn applied in case a write ends as CS, or WE going high.
- 6. If OE,CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur
- For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CS goes low simultaneously with WE going low or after WE going low, the outputs remain high impedance state.
- 9. DOUT is the read data of the new address.
- 10. When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	Supply Current
н	X*	х	Not Select	High-Z	ISB, ISB1
L	• н	Н	Output Disable	High-Z	lcc
L	Н	L	Read	Douт	Icc
L	L	Х	Write	Din	lcc

Note: X means Don't Care.

