



Dual Ultra High-Speed FET Driver

FEATURES

- 25ns Rise and Fall into 1000pF
- 15ns Propagation Delay
- 1.5A Source or Sink Output Drive
- Operation with 5V to 35V Supply
- High-Speed Schottky NPN Process
- 8-PIN MINIDIP Package


ABSOLUTE MAXIMUM RATINGS (note 1)

Input Supply Voltage, Vcc 40V
Output Current (Source or Sink) +/-500mA
Steady State +/-1.5A
Peak Transient +/-1.5A
Inputs	
Maximum Forced Voltage -0.3V to 7V
Maximum Forced Current +/- 10mA
Power Dissipation 1W
Operating Junction Temperature -55°C to +150°C

Note 1: Unless otherwise indicated, voltages are reference to ground and currents are positive into, negative out of, the specified terminals. All reliability information for this device has been gathered at an ambient air temperature of 125°C, and a supply voltage of 25V.

Note 2: Consult Unitrode Integrated Circuits databook for information regarding thermal specifications and limitations of packages.

BLOCK DIAGRAM




DESCRIPTION

The UC1711 family of FET drivers are made with an all-NPN Schottky process in order to optimize switching speed, temperature stability, and radiation resistance. The cost for these benefits is a quiescent supply current which varies with both output state and supply voltage. For lower power requirements, refer to the the UC1709 family which is both pin compatible with, and functionally equivalent to the UC1711.


These devices implement inverting logic with TTL compatible inputs, and output stages which will either source, or sink in excess of 1.5A of load current with minimal cross-conduction charge. Due to their monolithic construction, the channels are well matched and can be paralleled for doubled output current capability.

CONNECTION DIAGRAMS


DIL-8 (Top View)
J or N Package



DIL-16 (Top View)
JE or NE Package



PLCC-20 (Top View)
QP Package



PACKAGE PIN FUNCTION	
FUNCTION	PIN
N/C	1
AIN	2
N/C	3 - 5
GND	6
N/C	7 - 9
BIn	10
N/C	11 - 13
B Out	14
N/C	15
Vcc	16
N/C	17
A Out	18
N/C	19
N/C	20

ELECTRICAL CHARACTERISTICS: Unless otherwise stated specifications hold for $T_A = 0$ to 70°C for the UC3711, and $T_A = -55$ to 125°C for the UC1711, $V_{CC} = 15\text{V}$. $T_A = T_J$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Input Supply					
Supply Current (Note 3)	Both inputs = 0V; $V_{CC} = 15\text{V}$		11	15	mA
	Both inputs = 5V; $V_{CC} = 15\text{V}$		20	27	mA
	Both inputs = 0V; $V_{CC} = 35\text{V}$		15	20	mA
	Both inputs = 5V; $V_{CC} = 35\text{V}$		41	56	mA
Logic Inputs					
Logic 0 Input Voltage				0.8	V
Logic 1 Input Voltage		2.2			V
Input Current	$V_{IN} = 0\text{V}$	-5.0	-2.7		mA
	$V_{IN} = 5\text{V}$		0.5	2.0	mA
Output Stages					
Output High Level	$I_{SOURCE} = 20\text{mA}$, below V_{CC}		1.5	2.0	V
	$I_{SOURCE} = 200\text{mA}$, below V_{CC}		2.0	3.0	V
Output Low Level	$I_{SINK} = 20\text{mA}$.25	0.4	V
	$I_{SINK} = 200\text{mA}$		0.4	1.0	V
Switching Characteristics (Note 4)					
Rise Time Delay, TPLH	$C_{LOAD} = 0$		10	40	ns
	$C_{LOAD} = 1000\text{pF}$, (Note 5)		15	50	ns
	$C_{LOAD} = 2200\text{pF}$		20	55	ns
Fall Time Delay, TPHL	$C_{LOAD} = 0$		3	20	ns
	$C_{LOAD} = 1000\text{pF}$, (Note 5)		5	20	ns
	$C_{LOAD} = 2200\text{pF}$		5	20	ns
Rise Time, TLH	$C_{LOAD} = 0$, (Note 5)		12	25	ns
	$C_{LOAD} = 1000\text{pF}$, (Note 5)		25	40	ns
	$C_{LOAD} = 2200\text{pF}$		40	55	ns
Fall Time, THL	$C_{LOAD} = 0$, (Note 5)		7	15	ns
	$C_{LOAD} = 1000\text{pF}$, (Note 5)		25	40	ns
	$C_{LOAD} = 2200\text{pF}$		40	55	ns
Total Supply Current	Freq = 200kHz, 50% Duty-cycle Both Channels Switching				
	$C_{LOAD} = 0$		17	23	mA
	$C_{LOAD} = 2200\text{pF}$		29	35	mA

Note 3: Supply currents at other input supply voltages can be calculated by extrapolating the 15V and 35V supply currents. The impedance of the chip at the V_{CC} pin is linear for supply voltages from 8V to 35V, the approximate value of this impedance is 4.3k for both inputs low, 0.94k for both inputs high, and 1.54k for one input high and one low.

Note 4: Switching test conditions are, $V_{CC} = 15\text{V}$, Input voltage waveform levels are 0V and 5V, with transition times of $<3\text{ns}$. The timing terms are defined as: TPHL Propagation delay 50% V_{IN} to 90% V_{OUT} ; TPLH Propagation delay 50% V_{IN} to 10% V_{OUT} ; THL 90% V_{OUT} to 10% V_{OUT} ; TLH 10% V_{OUT} to 90% V_{OUT} .

Note 5: This specification not tested in production. Unless otherwise stated specifications hold for $T_A = 0$ to 70°C for the UC3711, and $T_A = -55$ to 125°C for the UC1711, $V_{CC} = 15\text{V}$. $T_A = T_J$.

