

**PRELIMINARY DATA**

**3-TO-8 LINE DECODER**



The M54/74HC138 is a high speed CMOS 3-TO-8 LINE DECODER fabricated in silicon gate C<sup>2</sup>MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. If the device is enabled, 3 binary select inputs (A, B and C) determine which one of the outputs will go low. If enable input G1 is held "L" level or either G2A or G2B is held "H" level, the decoding function is inhibited and all the 8 outputs go high. 3 enable inputs are provided to ease cascade connection and application of address decoder for memory systems.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


**FEATURES**

- High Speed  
 $t_{PD} = 17 \text{ ns (Typ.)}$  at  $V_{CC} = 5\text{V}$
- Low Power Dissipation  
 $I_{CC} = 4 \mu\text{A (Max.)}$  at  $T_A = 25^\circ\text{C}$
- High Noise Immunity  
 $V_{NIH} = V_{NIL} = 28\% V_{CC}$  (Min.)
- Output Drive Capability  
 10 LSTTL Loads
- Symmetrical Output Impedance  
 $|I_{OH}| = I_{OL} = 4 \text{ mA (Min.)}$
- Balanced Propagation Delays  
 $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range  
 $V_{CC (\text{opr})} = 2\text{V to } 6\text{V}$
- Pin and Function compatible  
 with 54/74LS138


**INPUT AND OUTPUT EQUIVALENT CIRCUIT**



**PIN CONNECTIONS**  
(top view)



**CHIP CARRIER**




NC = No Internal Connection

### TRUTH TABLE

INPUTS						OUTPUTS							SELECTED OUTPUT	
ENABLE			SELECT			$\bar{Y}_0$	$\bar{Y}_1$	$\bar{Y}_2$	$\bar{Y}_3$	$\bar{Y}_4$	$\bar{Y}_5$	$\bar{Y}_6$	$\bar{Y}_7$	
G1	$\bar{G}_{2A}$	$\bar{G}_{2B}$	C	B	A									
L	*	*	*	*	*	H	H	H	H	H	H	H	H	NONE
*	H	*	*	*	*	H	H	H	H	H	H	H	H	NONE
*	*	H	*	*	*	H	H	H	H	H	H	H	H	NONE
H	L	L	L	L	L	L	H	H	H	H	H	H	H	$\bar{Y}_0$
H	L	L	L	L	H	H	L	H	H	H	H	H	H	$\bar{Y}_1$
H	L	L	L	H	L	H	H	L	H	H	H	H	H	$\bar{Y}_2$
H	L	L	L	H	H	H	H	H	L	H	H	H	H	$\bar{Y}_3$
H	L	L	H	L	L	H	H	H	H	L	H	H	H	$\bar{Y}_4$
H	L	L	H	L	H	H	H	H	H	H	L	H	H	$\bar{Y}_5$
H	L	L	H	H	L	H	H	H	H	H	H	L	H	$\bar{Y}_6$
H	L	L	H	H	H	H	H	H	H	H	H	H	L	$\bar{Y}_7$

### LOGIC DIAGRAM



### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Limit	Unit
$V_{CC}$	Supply Voltage	2 to 6	V
$V_I$	Input Voltage	0 to $V_{CC}$	V
$V_O$	Output Voltage	0 to $V_{CC}$	V
$T_A$	Operating Temperature 74HC Series 54HC Series	40 to 85 55 to 125	°C
$t_r, t_f$	Input Rise and Fall Time	$V_{CC} \left\{ \begin{array}{l} 2 \text{ V} \\ 4.5 \text{ V} \\ 6 \text{ V} \end{array} \right. \begin{array}{l} 0 \text{ to } 1000 \\ 0 \text{ to } 500 \\ 0 \text{ to } 400 \end{array}$	ns

**M54HC138****M74HC138****ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	- 0.5 to 7	V
V <sub>I</sub>	DC Input Voltage	0.5 to V <sub>CC</sub> + 0.5	V
V <sub>O</sub>	DC Output Voltage	0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	DC Input Diode Current	± 20	mA
I <sub>OK</sub>	DC Output Diode Current	± 20	mA
I <sub>O</sub>	DC Output Source Sink Current Per Output Pin	± 25	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current	± 50	mA
P <sub>D</sub>	Power Dissipation	500 (*)	mW
T <sub>Stg</sub>	Storage Temperature	- 65 to 150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(\*) 500 mW:  $\equiv$  65°C derate to 300 mW by 10 mW/°C: 65°C to 85°C.

**DC SPECIFICATIONS**

Symbol	Parameter	V <sub>CC</sub>	Test Condition	T <sub>A</sub> = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit	
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.		
V <sub>IH</sub>	High Level Input Voltage	2.0		1.5	--	—	1.5	—	1.5	—	V	
		4.5		3.15	--	—	3.15	—	3.15	—		
		6.0		4.2	--	4.2	—	4.2	—	4.2		
V <sub>IL</sub>	Low Level Input Voltage	2.0		—	—	0.5	—	0.5	—	0.5	V	
		4.5		—	—	1.35	—	1.35	—	1.35		
		6.0		—	—	1.8	—	1.8	—	1.8		
V <sub>OH</sub>	High Level Output Voltage	2.0		V <sub>I</sub>	I <sub>O</sub>	—	—	—	—	—	V	
		4.5		V <sub>IH</sub> or V <sub>IL</sub>	— 20 μA	1.9	2.0	—	1.9	—		
		6.0			—	4.4	4.5	—	4.4	—		
		4.5		V <sub>IL</sub>	— 4.0 mA	5.9	6.0	—	5.9	—		
		6.0			—	4.18	4.31	—	4.13	—		
		2.0		V <sub>IH</sub> or V <sub>IL</sub>	— 5.2 mA	5.68	5.8	—	5.63	—		
V <sub>OL</sub>	Low Level Output Voltage	2.0			—	0	0.1	—	0.1	—	V	
		4.5			—	0	0.1	—	0.1	—		
		6.0			—	0	0.1	—	0.1	—		
		4.5	V <sub>IL</sub>	— 4.0 mA	—	0.17	0.26	—	0.33	—		
		6.0		—	5.2	5.8	—	5.63	—			
		2.0	V <sub>IH</sub> or V <sub>IL</sub>	—	0.17	0.26	—	0.33	—			
		4.5		—	0.18	0.26	—	0.33	—			
I <sub>I</sub>	Input Leakage Current	6.0	V <sub>I</sub> = V <sub>CC</sub> or GND	—	—	± 0.1	—	± 1	—	± 1	μA	
I <sub>CC</sub>	Quiescent Supply Current	6.0	V <sub>I</sub> = V <sub>CC</sub> or GND	—	—	4	—	40	—	80	μA	

**AC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ ,  $C_L = 15pF$ , Input  $t_r = t_f = 6ns$ )**

Symbol	Parameter	54HC and 74HC			Unit
		MIN.	TYP.	MAX.	
$t_{TLH}$ $t_{THL}$	Output Transition Time		4	8	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time (A, B, C - Y)		20	32	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time (G, $\bar{G}$ - Y)		17	27	ns

**AC ELECTRICAL CHARACTERISTICS ( $C_L = 50pF$ , Input  $t_r = t_f = 6ns$ )**

Symbol	Parameter	$V_{CC}$	Test Condition	$T_A = 25^\circ C$ 54HC and 74HC			$-40 \text{ to } 85^\circ C$ 74HC		$55 \text{ to } 125^\circ C$ 54HC		Unit
				Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
$t_{TLH}$ $t_{THL}$	Output Transition Time	2.0		—	30	75	—	90	—	—	ns
		4.5		—	8	15	—	18	—	—	
		6.0		—	7	13	—	16	—	—	
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time (A, B, C - Y)	2.0		—	72	175	—	210	—	—	ns
		4.5		—	23	35	—	42	—	—	
		6.0		—	20	30	—	36	—	—	
$t_{PLH}$ $t_{PHL}$	Propagation Delay Time (G, $\bar{G}$ - Y)	2.0		—	62	160	—	195	—	—	ns
		4.5		—	20	32	—	39	—	—	
		6.0		—	17	28	—	34	—	—	
$C_{IN}$	Input Capacitance			—	5	10	—	10	—	—	pF
$C_{PD} (*)$	Power Dissipation Capacitance			—	57	—	—	—	—	—	

Note (\*)  $C_{PD}$  is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the following equation.

$$I_{CC(\text{opr})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$