

# Signetics

## FAST 74F125, 74F126 Buffers

### FAST Products

**74F125 Quad Buffer (3-State)**  
**74F126 Quad Buffer (3-State)**

### Product Specification

#### FEATURES

- High impedance NPN base inputs for reduced loading (20 $\mu$ A in High and Low states)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F125	5.0ns	23mA
74F126	5.0ns	26mA

### ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ ; $T_A = 0^\circ C$ to $+70^\circ C$
14-Pin Plastic DIP	N74F125N, N74F126N
14-Pin Plastic SO	N74F125D, N74F126D


### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D <sub>0</sub> -D <sub>3</sub>	Data inputs	1.0/0.033	20 $\mu$ A/20 $\mu$ A
OE <sub>0</sub> -OE <sub>3</sub>	Output Enable inputs (active Low), F125	1.0/0.033	20 $\mu$ A/20 $\mu$ A
OE <sub>0</sub> -OE <sub>3</sub>	Output Enable inputs (active High), F126	1.0/0.033	20 $\mu$ A/20 $\mu$ A
Q <sub>0</sub> -Q <sub>3</sub>	Data outputs	750/106.7	15mA/64mA


#### NOTE:

One (1.0) FAST Unit Load is defined as: 20 $\mu$ A in the High state and 0.6mA in the Low state.


### PIN CONFIGURATION



### LOGIC SYMBOL




### LOGIC SYMBOL(IEEE/IEC)




## Buffers

FAST 74F125, 74F126


## PIN CONFIGURATION




## LOGIC SYMBOL



## LOGIC SYMBOL(IEEE/IEC)



## LOGIC DIAGRAM



## FUNCTION TABLE, 74F125

INPUTS		OUTPUT
$\overline{OE}_n$	D <sub>n</sub>	Q <sub>n</sub>
L	L	L
L	H	H
H	X	Z

## FUNCTION TABLE, 74F126

INPUTS		OUTPUT
$OE_n$	D <sub>n</sub>	Q <sub>n</sub>
H	L	L
H	H	H
L	X	Z

H = High voltage level  
L = Low voltage level  
X = Don't care  
Z = High impedance "off" state

**ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device.  
Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	-30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in High output state	-0.5 to +V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in Low output state	128	mA
T <sub>A</sub>	Operating free-air temperature range	0 to +70	°C
T <sub>STG</sub>	Storage temperature	-65 to +150	°C

## Buffers

## FAST 74F125, 74F126

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
$V_{CC}$	Supply voltage	4.5	5.0	5.5	V
$V_{IH}$	High-level input voltage	2.0			V
$V_{IL}$	Low-level input voltage			0.8	V
$I_{IK}$	Input clamp current			-18	mA
$I_{OH}$	High-level output current			-15	mA
$I_{OL}$	Low-level output current			64	mA
$T_A$	Operating free-air temperature range	0		70	°C

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>1</sup>			LIMITS			UNIT	
		Min	Typ	Max	Min	Typ	Max		
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IL} = \text{MAX}$ , $V_{IH} = \text{MIN}$	$I_{OH} = -3\text{mA}$	$\pm 10\%V_{CC}$	2.4			V	
			$I_{OH} = -15\text{mA}$	$\pm 5\%V_{CC}$	2.7	3.3		V	
		$V_{CC} = \text{MIN}$ , $V_{IL} = \text{MAX}$ , $V_{IH} = \text{MIN}$	$I_{OL} = \text{MAX}$	$\pm 10\%V_{CC}$	2.0			V	
			$I_{OL} = \text{MAX}$	$\pm 5\%V_{CC}$	2.0			V	
$V_{OL}$	Low-level output voltage			$\pm 10\%V_{CC}$			0.55	V	
				$\pm 5\%V_{CC}$			0.42	0.55	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = I_{IK}$					-0.73	-1.2	V
$I_I$	Input current at maximum Input voltage	$V_{CC} = 0.0V$ , $V_I = 7.0V$						100	μA
$I_{IH}$	High-level input current	$V_{CC} = \text{MAX}$ , $V_I = 2.7V$						20	μA
$I_I$	Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.5V$						-20	mA
$I_{OZH}$	Off-state output current, High-level voltage applied	$V_{CC} = \text{MAX}$ , $V_O = 2.7V$						50	μA
$I_{OZL}$	Off-state output current, Low-level voltage applied	$V_{CC} = \text{MAX}$ , $V_O = 0.5V$						-50	μA
$I_{OS}$	Short circuit output current <sup>3</sup>	$V_{CC} = \text{MAX}$			-100			-225	mA
$I_{CC}$	Supply current (total)	$I_{CCH}$ $I_{CCL}$ $I_{CCZ}$	$V_{CC} = \text{MAX}$	$\overline{OE}_n = \text{GND}$ , $D_n = 4.5V$		17	24	mA	
				$\overline{OE}_n = D_n = \text{GND}$		28	40	mA	
				$\overline{OE}_n = D_n = 4.5V$		25	35	mA	
		$I_{CCH}$ $I_{CCL}$ $I_{CCZ}$	$V_{CC} = \text{MAX}$	$OE_n = D_n = 4.5V$		20	30	mA	
				$OE_n = 4.5V$ , $D_n = \text{GND}$		32	48	mA	
				$OE_n = \text{GND}$ , $D_n = 4.5V$		26	39	mA	

## NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^\circ\text{C}$ .

3. Not more than one output should be shorted at a time. For testing  $I_{OS}$ , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last.


## Buffers

## FAST 74F125, 74F126

## AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT	
			$T_A = +25^\circ\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}$ $R_L = 500\Omega$			
			Min	Typ	Max	Min	Max		
$t_{PLH}$ $t_{PHL}$	Propagation delay $D_n$ to $Q_n$	74F125	Waveform 1	2.0 3.0	4.0 5.5	6.0 7.5	2.0 3.0	6.5 8.0	ns
$t_{PZH}$ $t_{PZL}$	Output Enable time to High or Low level		Waveform 2	3.5	5.5	7.5	3.5	8.5	ns
$t_{PHZ}$ $t_{PLZ}$	Output Disable time from High or Low level		Waveform 3	4.0	6.0	8.0	4.0	9.0	ns
$t_{PLH}$ $t_{PHL}$	Propagation delay $D_n$ to $Q_n$		Waveform 2	1.5	3.5	5.0	1.5	6.0	ns
$t_{PZH}$ $t_{PZL}$	Output Enable time to High or Low level		Waveform 3	1.5	3.5	5.5	1.5	6.0	ns
$t_{PHZ}$ $t_{PLZ}$	Output Disable time from High or Low level		Waveform 1	2.0 3.0	4.0 5.5	6.5 8.0	2.0 3.0	7.0 8.5	ns
$t_{PLH}$ $t_{PHL}$	Propagation delay $D_n$ to $Q_n$	74F126	Waveform 2	4.0	6.0	7.5	3.5	8.5	ns
$t_{PZH}$ $t_{PZL}$	Output Enable time to High or Low level		Waveform 3	4.0	6.0	8.0	3.5	8.5	ns
$t_{PHZ}$ $t_{PLZ}$	Output Disable time from High or Low level		Waveform 2	2.0	4.5	6.5	2.0	7.5	ns
$t_{PLH}$ $t_{PHL}$	Propagation delay $D_n$ to $Q_n$		Waveform 3	3.0	5.5	7.5	3.0	8.0	ns

## AC WAVEFORMS



## TEST CIRCUIT AND WAVEFORMS

