

FEATURES

- ❑ 16K x 4 Static RAM with Separate I/O and High Impedance Write
- ❑ Auto-Powerdown™ Design
- ❑ Advanced CMOS Technology
- ❑ High Speed — to 12 ns maximum
- ❑ Low Power Operation
Active: 325 mW typical at 25 ns
Standby: 400 µW typical
- ❑ Data Retention at 2 V for Battery Backup Operation
- ❑ DSCC SMD No. 5962-89712
- ❑ Available 100% Screened to MIL-STD-883, Class B
- ❑ Plug Compatible with IDT 71982 and Cypress CY7C162
- ❑ Package Styles Available:
 - 28-pin Plastic DIP
 - 28-pin Ceramic DIP
 - 28-pin Plastic SOJ
 - 28-pin Ceramic LCC

DESCRIPTION

The L7C162 is a high-performance, low-power CMOS static RAM. The storage cells are organized as 16,384 words by 4 bits per word. Data In and Data Out are separate. This device is available in four speeds with maximum access times from 12 ns to 25 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 325 mW (typical) at 25 ns. Dissipation drops to 60 mW (typical) when the memory is deselected.

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive

storage with a supply voltage as low as 2 V. The L7C162 consumes only 30 µW (typical) at 3 V, allowing effective battery backup operation.


The L7C162 provides asynchronous (unlocked) operation with matching access and cycle times. Two active-low Chip Enables and a three-state output with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A13. Reading from a designated location is accomplished by presenting an address and driving $\overline{CE1}$, $\overline{CE2}$, and \overline{OE} LOW while \overline{WE} remains HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when \overline{WE} is LOW or $\overline{CE1}$, $\overline{CE2}$, or \overline{OE} is HIGH.

Writing to an addressed location is accomplished when the active-low $\overline{CE1}$, $\overline{CE2}$, and \overline{WE} inputs are all LOW. Any of these signals may be used to terminate the write operation. The Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C162 can withstand an injection current of up to 200 mA on any pin without damage.

L7C162 BLOCK DIAGRAM



MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2)	
Storage temperature	-65°C to +150°C
Operating ambient temperature	-55°C to +125°C
V _{CC} supply voltage with respect to ground	-0.5 V to +7.0 V
Input signal with respect to ground	-3.0 V to +7.0 V
Signal applied to high impedance output	-3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 200 mA




OPERATING CONDITIONS To meet specified electrical and switching characteristics		
Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	4.5 V ≤ V _{CC} ≤ 5.5 V
Active Operation, Industrial	-40°C to +85°C	4.5 V ≤ V _{CC} ≤ 5.5 V
Active Operation, Military	-55°C to +125°C	4.5 V ≤ V _{CC} ≤ 5.5 V
Data Retention, Commercial	0°C to +70°C	2.0 V ≤ V _{CC} ≤ 5.5 V
Data Retention, Industrial	-40°C to +85°C	2.0 V ≤ V _{CC} ≤ 5.5 V
Data Retention, Military	-55°C to +125°C	2.0 V ≤ V _{CC} ≤ 5.5 V

ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 5)				L7C162			Unit
Symbol	Parameter	Test Condition	Min	Typ	Max		
V _{OH}	Output High Voltage	V _{CC} = 4.5 V, I _{OH} = -4.0 mA	2.4			V	
V _{OL}	Output Low Voltage	I _{OL} = 8.0 mA			0.4	V	
V _{IH}	Input High Voltage		2.2		V _{CC} + 0.3	V	
V _{IL}	Input Low Voltage	(Note 3)	-3.0		0.8	V	
I _{Ix}	Input Leakage Current	Ground ≤ V _{IN} ≤ V _{CC}	-10		+10	μA	
I _{OZ}	Output Leakage Current	(Note 4)	-10		+10	μA	
I _{CC2}	V _{CC} Current, TTL Inactive	(Note 7)		12	25	mA	
I _{CC3}	V _{CC} Current, CMOS Standby	(Note 8)		80	300	μA	
I _{CC4}	V _{CC} Current, Data Retention	V _{CC} = 3.0 V (Notes 9, 10)		10	150	μA	
C _{IN}	Input Capacitance	Ambient Temp = 25°C, V _{CC} = 5.0 V			5	pF	
C _{OUT}	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7	pF	

				L7C162-				
Symbol	Parameter	Test Condition	25	20	15	12	Unit	
I _{CC1}	V _{CC} Current, Active	(Note 6)	100	120	140	165	mA	

SWITCHING CHARACTERISTICS *Over Operating Range*
READ CYCLE *Notes 5, 11, 12, 22, 23, 24 (ns)*


Symbol	Parameter	L7C162-							
		25		20		15		12	
		Min	Max	Min	Max	Min	Max	Min	Max
t _{AVAV}	Read Cycle Time	25		20		15		12	
t _{AVQV}	Address Valid to Output Valid (Notes 13, 14)		25		20		15		12
t _{AXQX}	Address Change to Output Change	3		3		3		3	
t _{CLQV}	Chip Enable Low to Output Valid (Notes 13, 15)		25		20		15		12
t _{CLQZ}	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3	
t _{CHQZ}	Chip Enable High to Output High Z (Notes 20, 21)		10		8		8		5
t _{OLQV}	Output Enable Low to Output Valid		12		10		8		6
t _{OLQZ}	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0		0	
t _{OHQZ}	Output Enable High to Output High Z (Notes 20, 21)		10		8		5		5
t _{PU}	Input Transition to Power Up (Notes 10, 19)	0		0		0		0	
t _{PD}	Power Up to Power Down (Notes 10, 19)		25		20		20		20
t _{CHVL}	Chip Enable High to Data Retention (Note 10)	0		0		0		0	

READ CYCLE — ADDRESS CONTROLLED *Notes 13, 14*

READ CYCLE — CE/OE CONTROLLED *Notes 13, 15*

DATA RETENTION *Notes 9, 10*



SWITCHING CHARACTERISTICS *Over Operating Range*

Symbol Parameter		L7C162-							
		25		20		15		12	
		Min	Max	Min	Max	Min	Max	Min	Max
tAVAV	Write Cycle Time	20		20		15		12	
tCLEW	Chip Enable Low to End of Write Cycle	15		15		12		10	
tAVBW	Address Valid to Beginning of Write Cycle	0		0		0		0	
tAVEW	Address Valid to End of Write Cycle	15		15		12		10	
tEWAX	End of Write Cycle to Address Change	0		0		0		0	
twLEW	Write Enable Low to End of Write Cycle	15		15		12		10	
tdVEW	Data Valid to End of Write Cycle	10		10		7		6	
tEWDX	End of Write Cycle to Data Change	0		0		0		0	
tWHQZ	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0	
twLQZ	Write Enable Low to Output High Z (Notes 20, 21)		7		7		5		4

WRITE CYCLE — WE CONTROLLED *Notes 16, 17, 18, 19*



WRITE CYCLE — CE CONTROLLED *Notes 16, 17, 18, 19*



NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V . A current in excess of 100 mA is required to reach -2.0 V . The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.

4. Tested with $\text{GND} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}$. The device is disabled, i.e., $\overline{\text{CE}}_1 = \text{V}_{\text{CC}}$, $\overline{\text{CE}}_2 = \text{V}_{\text{CC}}$.

5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.

6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{\text{CE}}_1 \leq \text{V}_{\text{IL}}$, $\overline{\text{CE}}_2 \leq \text{V}_{\text{IL}}$, $\overline{\text{WE}} \leq \text{V}_{\text{IL}}$. Input pulse levels are 0 to 3.0 V .

7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\text{CE}}_1 \geq \text{V}_{\text{IH}}$, $\overline{\text{CE}}_2 \geq \text{V}_{\text{IH}}$.

8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{\text{CE}}_1 = \text{V}_{\text{CC}}$, $\overline{\text{CE}}_2 = \text{V}_{\text{CC}}$. Input levels are within 0.2 V of V_{CC} or GND .

9. Data retention operation requires that V_{CC} never drop below 2.0 V . $\overline{\text{CE}}_1$ must be $\geq \text{V}_{\text{CC}} - 0.2\text{ V}$ or $\overline{\text{CE}}_2$ must be $\geq \text{V}_{\text{CC}} - 0.2\text{ V}$. All other inputs must meet $\text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2\text{ V}$ or $\text{V}_{\text{IN}} \leq 0.2\text{ V}$ to ensure full powerdown. For low power version (if applicable), this requirement applies only to $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{WE}}$; there are no restrictions on data and address.

10. These parameters are guaranteed but not 100% tested.

11. Test conditions assume input transition times of less than 3 ns , reference levels of 1.5 V , output loading for specified I_{OL} and I_{OH} plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).

12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, t_{AVEW} is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

13. $\overline{\text{WE}}$ is high for the read cycle.

14. The chip is continuously selected ($\overline{\text{CE}}_1$ low, $\overline{\text{CE}}_2$ low).

15. All address lines are valid prior to or coincident with the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ transition to active.

16. The internal write cycle of the memory is defined by the overlap of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ active and $\overline{\text{WE}}$ low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.

17. If $\overline{\text{WE}}$ goes low before or concurrent with the latter of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ going active, the output remains in a high impedance state.

18. If $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ goes inactive before or concurrent with $\overline{\text{WE}}$ going high, the output remains in a high impedance state.

19. Powerup from ICC_2 to ICC_1 occurs as a result of any of the following conditions:

- Falling edge of $\overline{\text{CE}}_2$ ($\overline{\text{CE}}_1$ active) or the falling edge of $\overline{\text{CE}}_1$ ($\overline{\text{CE}}_2$ active).
- Falling edge of $\overline{\text{WE}}$ ($\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$ active).
- Transition on any address line ($\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$ active).
- Transition on any data line ($\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{WE}}$ active).

The device automatically powers down from ICC_1 to ICC_2 after t_{PD} has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.




20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.



21. Transition is measured $\pm 200\text{ mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.

22. All address timings are referenced from the last valid address line to the first transitioning address line.

23. $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{WE}}$ must be inactive during address transitions.

24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the V_{CC} and ground planes directly up to the contactor fingers. A $0.01\text{ }\mu\text{F}$ high frequency capacitor is also required between V_{CC} and ground. To avoid signal reflections, proper terminations must be used.


FIGURE 1a.

FIGURE 1b.

FIGURE 2.


ORDERING INFORMATION
28-pin — 0.3" wide

28-pin — 0.3" wide


Speed	Plastic DIP (P10)	Ceramic DIP (C5)	Plastic SOJ (W2)
0°C to +70°C — COMMERCIAL SCREENING			
20 ns	L7C162PC20	L7C162CC20	L7C162WC20
15 ns	L7C162PC15	L7C162CC15	L7C162WC15
12 ns	L7C162PC12	L7C162CC12	L7C162WC12
-40°C to +85°C — COMMERCIAL SCREENING			
20 ns	L7C162PI20		L7C162WI20
15 ns	L7C162PI15		L7C162WI15
12 ns	L7C162PI12		L7C162WI12
-55°C to +125°C — COMMERCIAL SCREENING			
25 ns		L7C162CM25	
20 ns		L7C162CM20	
15 ns		L7C162CM15	
-55°C to +125°C — MIL-STD-883 COMPLIANT			
25 ns		L7C162CMB25	
20 ns		L7C162CMB20	
15 ns		L7C162CMB15	

ORDERING INFORMATION

28-pin



Speed	Ceramic Leadless Chip Carrier (K5)	
	0°C to +70°C — COMMERCIAL SCREENING	
20 ns	L7C162KC20	
15 ns	L7C162KC15	
12 ns	L7C162KC12	
	-40°C to +85°C — COMMERCIAL SCREENING	
20 ns		
15 ns		
12 ns		
	-55°C to +125°C — COMMERCIAL SCREENING	
25 ns	L7C162KM25	
20 ns	L7C162KM20	
15 ns	L7C162KM15	
	-55°C to +125°C — MIL-STD-883 COMPLIANT	
25 ns	L7C162KMB25	
20 ns	L7C162KMB20	
15 ns	L7C162KMB15	