

DM74LS293 4-Bit Binary Counter

General Description

The 'LS293 counter is electrically and functionally identical to the 'LS93. Only the arrangement of the terminals has been changed for the 'LS293.

Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter for which the count cycle length is divide-by-eight.

All of these counters have a gated zero reset.


To use the maximum count length (four-bit binary) of these counters, the B input is connected to the Q_A output. The input count pulses are applied to input A and the outputs are as described in the appropriate function table.

Features

- GND and V_{CC} on Corner Pins (Pins 7 and 14 respectively)
- Typical power dissipation 45 mW
- Count frequency 42 MHz

Connection Diagram

Dual-In-Line Package



Order Number DM74LS293M or DM74LS293N See NS Package Number M14A or N14A TL/F/6423-1

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range

DM74LS 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		DM74LS293			Units
			Min	Nom	Max	- Units
V _{CC}	Supply Voltage		4.75	5	5.25	V
V _{IH}	High Level Input Voltag	Je	2			V
V _{IL}	Low Level Input Voltag	е			0.8	v
Юн	High Level Output Current				-0.4	mA
loL	Low Level Output Current				8	mA
fCLK	Clock Frequency (Note 1)	A to Q _A	0		32	MHz
		B to Q _B	0		16	
fCLK	Clock Frequency (Note 2)	A to Q _A	0		20	MHz
		B to Q _B	0		10	
t _W	Pulse Width (Note 6)	Α	15			
		В	30			ns
		Reset	15			1
t _{REL}	Reset Release Time (Note 6)		25			ns
TA	Free Air Operating Temperature		0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 3)	Max	Units
V _I	Input Clamp Voltage	$V_{OC} = Min, I_1 = -18 \text{ mA}$				-1.5	V
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _{OH} = Max V _{IL} = Max, V _{IH} = Min		2.7	3.4		٧
V _{OL}	Low Level Output Voitage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$			0.35	0.5	٧
		I _{OL} = 4 mA, V _{CC} = Min			0.25	0.4	
	Input Current @ Max	V _{CC} = Max V _I = 7V	Reset			0.1	mA
	Input Voltage		Α			0.2	
			В			0.2	
I _{IH} High Level Inp Current	High Level Input		Reset			20	
	Current	$V_{l} = 2.7V$	Α			40	μΑ
			В			40	
	Low Level Input Current	$V_{CC} = Max$ $V_{I} = 0.4V$	Reset			-0.4	mA
			Α			-2.4	
			В		,	-1.6	
los	Short Circuit Output Current	V _{CC} = Max (Note 4)		-20		-100	mA
Icc	Supply Current	V _{CC} = Max (Note 5)			9	15	mA

$\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

Symbol	Parameter	From (Input) To (Output)	$R_L = 2 k\Omega$				
			C _L = 15 pF		C _L = 50 pF		Unite
			Min	Max	Min	Max	1
t _{MAX}	Maximum Clock Frequency	A to Q _A	32		20		MHz
		B to Q _B	16		10		MITZ
t _{PLH}	Propagation Delay Time Low to High Level Output	A to Q _A		16		23	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q _A		18		30	ns
^t PLH	Propagation Delay Time Low to High Level Output	A to Q _D		70		87	ns
^t PHL	Propagation Delay Time High to Low Level Output	A to Q _D		70		93	ns
tpLH	Propagation Delay Time Low to High Level Output	B to Q _B		16		23	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _B		21		35	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _C		32		48	ns
[†] PHL	Propagation Delay Time High to Low Level Output	B to Q _C		35		53	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _D		51		71	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _D		51		71	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	SET-0 to Any Q		40		53	ns

Note 1: $C_L = 15$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5V$.

Note 2: $C_L = 50$ pF, $R_L = 2 k\Omega$, $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Note 3: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 5: I_{CC} is measured with all outputs open, both RO inputs grounded following momentary connection to 4.5V and all other inputs grounded.

Note 6: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Function Tables

Count Sequence (See Note C)

Count		Outputs						
- Count	QD	QC	QB	QA				
0	L	L	L	L				
1	L	L	L	Н				
2	L	L	н	L				
3	L	L	Н	Н				
4	L	н	L	L				
5	L	H	L	н				
6	L	н	н	L				
7	L	H	н	н				
8	H	L	L	L				
9	н	L	L	н				
10	н	L	н	L				
11	Н	L	н	н				
12	н	н	L	L				
13	н	Н	L	н				
14	н	Н	н	L				
15	н	Н	н	н				


Reset/Count Truth Table

Reset	Inputs					
R0(1)	R0(2)	QD	Qc	QB	QA	
н	Н	L	L	L	L	
L	X	COUNT				
Х	L	COUNT				

H = High Level, L = Low Level, X = Don't Care.

Note C: Output QA is connected to input B.

Logic Diagram



TL/F/6423-2

Note: The J and K inputs shown without connection are for reference only and are functionally at a high level.